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This study investigates the requirements and technologies to provide power
from shore to ship when the electric ferry is at quay. Different rectifier systems
will be evaluated in terms of requirements given by the utility grid owner BKK
and the ferry company Fjord1. Two suitable rectifier systems based on voltage
orientated control method will be simulated in Simulink under various load
conditions. The simulation results will be evaluated with the grid parame-
ters and requirements given by BKK. Important parameters to be considered
are power factor, efficiency, harmonic distortion of current and voltage at the
point of common coupling and stability of the rectifier. The voltage orien-
tated rectifier system with L-filter is built in the laboratory where the goal is
to validate the simulation results. The hardware design is based on insulated
gate bipolar transistors from SEMIKRON and digital signal controller eZdsp
delivered by spectrum digital.
i
Acknowledgement
This master thesis in Electrical Power Engineering marks the end of a six year long
education and marks the starting point of my career at Siemens. I am grateful for
the collaboration between The Western Norway University of Applied Science and
Siemens for giving me both a deep insight in power electronics theory and practical
applications used in the industry.
I wish to express my sincere gratitude towards my supervisor, Associate Profes-
sor Shujun Zhang for his knowledge, understanding and patience. In addition he
has been a great contributor in my first academic paper publication, which gave
me the opportunity to attend the 21st International Conference on Electrical Ma-
chines and systems in Jeju, Korea.
Senior Engineer Lars Manger Ekroll deserves a big thanks for supporting me with
practical ideas and purchase of equipment for my laboratory model.
A special thanks to my supervisors at Siemens: Senior Engineer Øystein Eik, Tor
Martin Iversen and Group Manager Bendic Aronsen, for guidance, feedback and
support.
Finally, I would like to thank my fellow master students for making these last two
years a great experience.
ii
Table of Contents
List of Figures v
List of Tables viii
1 Introduction 1
1.1 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Object of thesis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.3 Structure of thesis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
2 Shore Connection Systems 5
2.1 Different topologies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.1.1 High voltage shore connection . . . . . . . . . . . . . . . . . . . . . . 6
2.1.2 Low voltage shore connection . . . . . . . . . . . . . . . . . . . . . . . 9
3 Rectifier systems 11
3.1 Nonsinusoidal waveform in steady state . . . . . . . . . . . . . . . . . . . . . 11
3.2 Rectifiers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.2.1 Diode rectifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
3.2.2 Thyristor rectifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
3.2.3 Active Front End rectifier . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.2.4 Choosing the rectifier topology . . . . . . . . . . . . . . . . . . . . . . 25
3.3 Control of rectifiers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
3.3.1 Clarke and Park transformation . . . . . . . . . . . . . . . . . . . . . . 27
3.3.2 Space vector modulation . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
4 Design of the onboard rectifier system 36
4.1 Voltage orientated control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
4.1.1 L-filter design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
4.2 Voltage orientated control with LCL-filter . . . . . . . . . . . . . . . . . . . 42
4.2.1 LCL-filter design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
4.3 Additional parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
5 Simulation and grid calculation 49
5.1 VOC AFE rectifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
5.1.1 Clarke and Park transformation subsystem . . . . . . . . . . . . . . 51
5.1.2 Controller circuit subsystem . . . . . . . . . . . . . . . . . . . . . . . . 52
5.1.3 SVPWM subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
5.1.4 Power factor subsystem . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
5.1.5 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
iii
5.1.6 Grid calculations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
5.2 VOC AFE rectifier with LCL-filter . . . . . . . . . . . . . . . . . . . . . . . . . . 72
5.2.1 Results . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73
5.2.2 Grid calculations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
6 Laboratory model 83
6.1 IGBT loss calculation and cooling demand . . . . . . . . . . . . . . . . . . . . 84
6.2 IGBT driver card . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
6.3 DSC card . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
6.4 Measurement cards . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
6.4.1 Line voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.4.2 Line currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100
6.4.3 DC voltage and current . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
6.5 Wiring diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
6.6 Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105





A Clarke and Park transformation 119
B Power calculations 123
C Filter loss calculation 125
D Operational amplifier derivation 126
iv
List of Figures
1 Main switchboard with DC busbar on board electric ferries . . . . . . 6
2 Generic block diagram for HVSC system . . . . . . . . . . . . . . . . . . . . . 7
3 Generic block diagram for LVSC system . . . . . . . . . . . . . . . . . . . . . 9
4 Example of a harmonic waveform . . . . . . . . . . . . . . . . . . . . . . . . . . 11
5 Example of a distorted current with its decomposed values . . . . . . . 13
6 Interface between the utility grid and the ferry charger . . . . . . . . . . . 14
7 Three-phase full bridge diode rectifier . . . . . . . . . . . . . . . . . . . . . . 16
8 Waveform for the three-phase full bridge diode rectifier . . . . . . . . . . 17
9 Three-phase full bridge thyristor rectifier . . . . . . . . . . . . . . . . . . . . 19
10 Waveform for the three-phase full bridge thyristor rectifier . . . . . . . 20
11 Three-phase Active Front End rectifier . . . . . . . . . . . . . . . . . . . . . . 23
12 Phasor diagrams for the AFE rectifer . . . . . . . . . . . . . . . . . . . . . . . . 24
13 Waveform of CB-PWM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
14 Phasor diagram for the Park and Clarke voltages . . . . . . . . . . . . . . . 28
15 Waveform for the three-phase voltages and the Clarke and Park volt-
ages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
16 Space vector representation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
17 Decomposed space vector in sector I . . . . . . . . . . . . . . . . . . . . . . . 33
18 Pulse pattern for the space vector in sector I . . . . . . . . . . . . . . . . . . 34
19 Configuration of the VOC AFE rectifier with L-filter . . . . . . . . . . . . . 37
20 Synchronous controller for the VOC AFE rectifier . . . . . . . . . . . . . . 39
21 Phasor diagram for the VOC AFE rectifier . . . . . . . . . . . . . . . . . . . . 40
22 Phase diagram for the VOC AFE rectifier . . . . . . . . . . . . . . . . . . . . 42
23 Configuration of the VOC AFE rectifier with LCL-filter . . . . . . . . . . 43
24 Synchronous controller for the VOC AFE rectifier with LCL-filter . . . . 44
25 Phase diagram for the VOC AFE rectifier with LCL-filter . . . . . . . . . . 47
26 Simulation scheme for the VOC AFE rectifier in Simulink . . . . . . . . 50
27 Subsystem for the Park and Clarke transform . . . . . . . . . . . . . . . . . . 51
28 Subsystem for the synchronous controller . . . . . . . . . . . . . . . . . . . 53
29 Subsystem for the SVPWM block . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
30 Subsystem for the calculation of the space vector . . . . . . . . . . . . . . . 54
31 Subsystem for the sector selection . . . . . . . . . . . . . . . . . . . . . . . . . 55
32 Subsystem for the calculation of the angle for the space vector . . . . 56
33 Dwell time calculation for the active and zero vectors . . . . . . . . . . . 56
34 Subsystem for the calculation of the switching time to the IGBTs . . . . 57
36 Subsystem for the PF calculation . . . . . . . . . . . . . . . . . . . . . . . . . . 58
v
35 Example waveform of generated switching signals to the IGBTs . . . 59
37 Simulated dc voltage and current for the VOC AFE rectifer . . . . . . . . 61
38 Simulated grid voltage and current for the VOC AFE rectifier . . . . . . 62
39 Bode plot for the VOC AFE rectifier . . . . . . . . . . . . . . . . . . . . . . . . 63
40 Simulated T H Di for the VOC AFE rectifier . . . . . . . . . . . . . . . . . . . 65
41 Calculated T H Dv at the PCC for the VOC AFE rectifier . . . . . . . . . . . 71
42 Comparison of the voltage harmonics referred to requirements from
BKK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
43 Simulation scheme for the VOC AFE rectifier with LCL-filter in Simulink 72
44 Simulated dc voltage and current for the VOC AFE rectifier with LCL-
filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74
45 Simulated grid voltage and current for the VOC AFE rectifier with
LCL-filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
46 Bode plot for the VOC AFE rectifier with LCL-filter . . . . . . . . . . . . . 76
47 Simulated T H Di for the VOC AFE rectifier with LCL-filter . . . . . . . . 78
48 Calculated T H Dv at the PCC for the VOC AFE rectifier with LCL-filter 81
49 Comparison of the voltage harmonics referred to requirements from
BKK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
50 Block scheme of the laboratory model for the VOC AFE rectifier . . . 83
51 Thermal resistance per IGBT module . . . . . . . . . . . . . . . . . . . . . . . 89
52 Thermal reistance for three IGBT modules including the heatsink . . 89
53 Heat sink used for the IGBT modules . . . . . . . . . . . . . . . . . . . . . . . 90
54 IGBT driver card SKHI 23/12 (R) . . . . . . . . . . . . . . . . . . . . . . . . . . 92
55 DSC card eZdsp F28335 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
56 Scaling and offset circuit for voltage and current transducers . . . . . . 97
57 Measurement card for the line voltages . . . . . . . . . . . . . . . . . . . . . 98
58 Measurement card for the line currents . . . . . . . . . . . . . . . . . . . . . . 101
59 Measurement card for the dc voltage . . . . . . . . . . . . . . . . . . . . . . . 102
60 Measurement card for the dc current . . . . . . . . . . . . . . . . . . . . . . . 103
61 Wiring diagram for the laboratory model part 1 . . . . . . . . . . . . . . . . 104
62 Wiring diagram for the laboratory model part 2 . . . . . . . . . . . . . . . . 104
63 Wiring diagram for the laboratory model part 3 . . . . . . . . . . . . . . . 105
64 Physical laboratory model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
65 Measured line voltage in the laboratory . . . . . . . . . . . . . . . . . . . . . 108
66 Measured line current in the laboratory . . . . . . . . . . . . . . . . . . . . . 109
67 Measured dc voltage in the laboratory . . . . . . . . . . . . . . . . . . . . . . 109
68 Measured dc current in the laboratory . . . . . . . . . . . . . . . . . . . . . . 110
vi
69 Correlation between three-phase componets and the Clarke compo-
nents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
70 Correlation between the Clarke componets and the Park components122
71 Vector summation of the phase currents in equation B.8 . . . . . . . . . . 124
72 Phase diagram for the L-filter power loss calaculation . . . . . . . . . . . 125
73 Phase diagram for the LCL-filter power loss calaculation . . . . . . . . 126
74 Scaling circuit for voltage and current transducers . . . . . . . . . . . . . . 127
vii
List of Tables
1 Parameters from the utility grid near ferry terminals . . . . . . . . . . . . 2
2 Maximum values for the harmonic components drawn from the util-
ity grid owner BKK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
3 Features for the different rectifier topologies . . . . . . . . . . . . . . . . . 25
4 Switching table for SVPWM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
5 Switching times for sector I to VI. . . . . . . . . . . . . . . . . . . . . . . . . . 35
6 Parameters for the VOC AFE rectifier simulation . . . . . . . . . . . . . . . 50
7 Parameters for the PI-controllers in the VOC AFE rectifier simulation 53
8 Short circuit capacity and grid impedance . . . . . . . . . . . . . . . . . . . 66
9 Parameters for calculating %VhP C C at the different ferry terminals . . 68
10 Parameters for the VOC AFE rectifier with LCL-filter . . . . . . . . . . . . 73
11 Parameters for the PI-controllers in the VOC AFE rectifier with LCL-
filter simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73




UPF Unity power factor
AC Alternating current
DC Direct current
IEEE Institution of Electrical and Electronics Engineers
IEC International Electrotechnical Commission
ISO International Organization for Standardization
SWBD Switchboard
HVSC High voltage shore connection
LVSC Low voltage shore connection
HV High voltage
THD Total harmonic distortion
rms Root mean square
PWM Pulse with modulation
IGBT Insulated gate bipolar transistor
KVL Kirchhoff’s voltage law
KCL Kirchhoff’s current law
PF Power factor
AFE Active front end
CB-PWM Carrier based pulse with modulation
SVPWM Space vector pulse with modulation
ix
VOC Voltage orientated control
VFOC Virtual flux orientated control
DPC Direct power control
VF-DPC Virtual flux direct power control
PLL Phase lock loop
PI Proportional Integral
ADC Analog to digital converter
DSP Digital signal processor
DAC Digital to analog converter
CCS Code composer studio
DSC Digital signal controller
ePMW Enhanced PWM
MUX Multiplexer











SOC Start of conversion




In Norway there are approximately 180 ferry crossings where 80% are located be-
tween Stavanger and Trondheim [1]. The ferry fleet is mainly driven by combus-
tion engines, running on diesel, liquefied nature gas or marine gas oil. Instead
of conventional combustion engines it is possible to install electric motors fed by
batteries on board. Some of the existing ferries use diesel electric propulsion sys-
tems, which means that it is even more convenient to go from fossil fuel to battery
powered propulsion. Thus the diesel/gas generators can be removed, and the in-
stallation of battery packs which deliver electrical energy to the already installed
electric motors can be conducted. For ferry crossings that have transit time less
than 35 minutes and at least 20 trips per day, is it preferable with battery-powered
ferries [2]. The batteries supply electrical energy for propulsion systems, shipboard
technical systems and hotel services. In order to have a successful electrification
of the ferry fleet, is it crucial to design a reliable shore connection (SC) system for
battery charging.
1.1 Background
Due to the increased awareness of climate change and the fact that Norway signed
the Paris agreement in 2015, this has led to the commitment to decrease emissions.
The transportation sector is a major polluter and must decease their emissions
if the Paris agreement is to be met. Ferry companies have to take their responsi-
bility to reduce their emissions and use new technology to achieve lower energy
consumption and environmental impacts. In Norway there are several new ferry
contracts that either are fully electrical with batteries as energy source or hybrid
vessels combined with diesel generators and batteries. In regards to electrification
of the new ferry fleet, grid owners must consider to upgrade the utility grid near
ferry terminals. The ferry crossings taken into account are limited to the locations
in table 1. The most important parameters from the utility grid owner BKK are
listed up [3]. The power capacity is limited in several locations and BKK might
need to reinforce the utility grid in several areas before a electric ferry terminal can
be established. The connection of the ferry terminal is regulated by supply safety
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Table 1: Parameters from the utility grid near ferry terminals. Limited to the conces-
sion of the grid owner BKK. Note that cosφs c is the relationship between
the inductive and resistive short circuit capacity of the grid.
Ferry terminal Estimated power capacity Voltage level Short circuit capacity cosφs c
Leirvåg 3 MVA 22 kV 115 MVA 0.42
Sløvåg 3.5 MVA 22 kV 58 MVA 0.4
Fedje 0.5 MVA 22 kV 34 MVA 0.8
Sævrøy 0.5 MVA 22 kV 33.5 MVA 0.76
Krokeide 50kVA 11kV 31 MVA 0.62
Hatvik 4 MVA 22 kV 87 MVA 0.48
Haljem 2 MVA 22 kV 100 MVA 0.43
regulations and there are requirements to voltage quality in regards to the total
harmonic distortion (THD), rapid voltage changes and flicker [4]. However the grid
owners can demand stricter limits than described in the supply safety regulation [3].
BKK requires half of the parameters values described in the supply safety regulation
in regards to harmonic distortion. After meeting BKK at their office in Kokstad, it
was clear that the most important parameters regarding to voltage quality are the
harmonic distortion and the voltage dips. The ferry charger involves power elec-
tronic components that are a source of harmonic distortion. Furthermore, electric
ferries will have frequent connections to the utility grid that can lead to voltages
dips. The maximum values for the harmonic components are listed up in table
2. THD are limited to 8% measured as an average value over 10 minutes or maxi-
mum 5% measured as an average value over 1 week [5]. The explanation on how to
compute the distortion will be derived in section 3.1. The supply safety regulations
describe voltage dips greater or equal 5% below agreed voltage rms value with a
short duration (10ms-60s) to occur maximum 12 times per 24 hours.
The aforementioned requirements are important for BKK, but the ferry companies
also have demands for the ferry charger application. In that regard there was con-
ducted a meeting with Fjord1 that is the largest ferry company in Norway. They
have several new ferry projects with predominantly electric ferries. Some of the im-
portant parameters that were mentioned under the meeting were power efficiency
of the ferry charger, controllable power factor (PF) configured as either unity power
factor (UPF) or leading PF using the ferry charger as a static compensator (STAT-
COM).
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Table 2: Maximum values for the harmonic components drawn from the utility grid
owner BKK. Parameters described in the table are restricted to nominal
voltages V ∈ [0.23, 35] kV
Odd harmonics Even harmonics
Not a multiple of 3 Multiple of 3
Order h Vh Order h Vh Order h Vh
5 3.0% 3 2.5% 2 1.0%
7 2.5% 9 0.75% 4 0.5%
11 1.75% 15 0.25% >4 0.25%
13 1.5% 21 0.25%
17 1.0% >21 0.25%
19,23,25 0.75%
>25 0.5%
1.2 Object of thesis
To restrict the scope of the ferry charger it was decided to investigate solutions
for the rectifier system. This thesis attempts to answer the following question:
Which rectifier is the most suited for charging electrical ferries? Parameters that
are crucial are efficiency, controllable PF, harmonic current drawn from the utility
and stability of the rectifier under several load conditions. To answer the following
question, several rectifier technologies will be analyzed and simulated in Simulink.
One of the rectifier topology will be built in the electric power laboratory. If the
physical model is completed in time will the measured values be compared to the
simulation results.
1.3 Structure of thesis
This thesis is divided in several section as follows: Section 2 gives an overview of
two generic SC systems according to international standards. Section 3 analyzes
different rectifier systems in regards to crucial parameters mentioned in section
1.2. Section 4 describes two rectifier systems with different filter design. Both
systems are simulated in Simulink in section 5, where their parameters in regard to
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voltage quality and stability are presented. Section 6 describes the physical rectifier
model build in the electric power laboratory. The discussion of the results for both
simulation and the laboratory model are discussed in section 7. The conclusion
and future work of this thesis are presented in section 8.
4
2 Shore Connection Systems
Shore-to-power-systems come in a variety of names. The most common ones are
cold ironing, alternative maritime power, shore-side electricity and onshore power
supply. The term cold ironing originates from when ships were equipped with
steam generators docked for repair. Both the pipes and steel for the boiler were
cold during repair and therefore the term cold ironing is used [6]. In this text, the
abbreviation shore connection systems will be used.
The world’s first commercial shore connection system was installed at the port of
Gotenburg in year 2000. The connection voltage varies between 400V to 10kV 50Hz
[7]. Since the year 2000 several ports in the Pacific coast of North America and in
Europe have installed shore connection systems. The nominal system voltage is
usually 440V, 6.6kV or 11kV depending on the power requirement. The frequency
is also varying between the different regions. Europe, Africa and Oceania operate
with 50Hz and North America has a grid frequency of 60Hz. Asia uses mostly 50Hz
and South America uses both. Over 50% of ships use 60Hz voltage systems[8]. This
has lead to the need for a static or rotating frequency inverter in ac systems.
In applications, such as an electric ferry, the ac voltage has to be rectified before
charging the batteries on board. Nevertheless, heavy consumers, such as the elec-
tric motors for the propulsion systems, pumps, lights and other technical services,
need ac voltages to operate. One solution is to have both the rectifier and inverter
in the main switchboard (SWBD) on board the electric ferry. In figure 1 the afore-
mentioned solution is illustrated with a diode rectifier and a two-level switch-mode
converter. Electrical and hybrid ferries often have a dc distribution system on board
to charge the batteries. Therefore the electrical energy, either delivered from the
diesel generator and/or from the utility grid on shore, has to be rectified.
To get an overview of the SC systems will the following section present different











Figure 1: Three-phase diode rectifier charging the on board batteries from the dc
busbar. Furthermore a two-level switch-mode inverter delivers electrical
energy at a fixed frequency to the ac busbar.
2.1 Different topologies
There are several different topologies for a SC system. It depends on nominal volt-
age, power frequency on both grid and the ship’s electrical system, cable handling
devices, space requirements, harsh conditions, power requirements, local grid re-
strictions etc. Today’s standards from IEEE, IEC, and ISO describe general require-
ments for high voltage shore connection (HVSC) systems [9] and a committee draft
on low voltage shore connection (LVSC) systems [10]. Furthermore DNV GL pro-
vides rules of classification for electrical shore connections [11]. DNV GL does not
differentiate between HVSC or LVSC and only the installation on board the vessel is
covered. However some of the requirements described in the standards and classi-
fication is not applicable for ferries that have up to 30-40 connection each day. E.g.
the SC solution on the battery ferry Ampere deviates from the proposed solutions in
existing standards due to the requirement for a rapid and frequent connection. In
order to achieve an equivalent safety level as in the standards, specialized solutions
have been used.
2.1.1 High voltage shore connection
The international standard IEC80005-1 Utility connections in ports - HVSC sys-
tems defines requirement for HVSC systems. The standard highlights both general
6
requirements and additional requirements for different ship’s classes such as Ro-
Ro passenger ships. The standard recommends using high voltage (HV) when the
required power rating exceeds 1MW. The study [12] states that 52 ferry crossing
in Norway need power ratings between 1MW to 10MW. Therefore HV systems are
the most relevant if the international standards are to be followed. A typical HVSC
system is shown in figure 2. From the block diagram there are several key elements
described in the standard [9]:













Figure 2: A generic block diagram of a HVSC system. Adapted from [9]
1. Utility supply with associated circuit breaker.
2. The neutral point of the shore side transformer, feeding the shore-to-ship
power, shall be earthed through a neutral resistor. An earth fault shall not
create a step or touch voltage exceeding 30V at any location between the
shore and ship. The nominal voltage levels is described either as 6.6kV or
11kV depending on the power ratings.
3. Shore side protection system shall open all the poles in the circuit breaker in
the event of: (a) Overcurrent, including short-circuit. (b) Over-voltage/under-
voltage. (c) Reverse -power. Furthermore protection against transient over-
voltage surges by means of surge arresters.
7
4. Shore-side earth switch and circuit breaker. The earth switch is to ensure
that all energy in the shore connection cables is dissipated to ground before
connection or disconnection between shore and ship side is conducted.
5. Control onshore consist of safety measures such as interlocks of HV circuit
breakers, disconnectors and earthing switches.
6. Shore-to-ship connection and interface equipment. Consists of plugs and
socket-outlets, cable handling equipment and connection cable. Data com-
munication between shore and ship including information about shore trans-
former temperature, safety circuits, circuit breaker protection activation etc.
7. Control and monitoring of: (a) Cable tension and length. (b) Current un-
balanced between multiple phases. (c) Equipotential bond created by the
ship to shore connection cable shall be constantly monitored (d) Interlocks
between earthing switches and circuit breakers.
8. Ship protection relaying shall be equipped with the same safety measure-
ment as described in point 3 and also: (a) Over/under-frequency. (b) Phase
sequence protection.
9. On board shore connection SWBD shall be equipped with: (a) Voltmeter in
all three phases. (b) Short-circuit devices. (c) Overcurrent devices. (d) Earth-
fault-indicator. (e) Unbalanced protection for systems with parallel cables.
10. Galvanic separation between the shore and ship’s electrical systems is re-
quired either by a transformer on board or on shore. This is done to ensure
that earth-fault-current from shore-to-ship or vice versa is eliminated. The
transformer also supply the main SWBD on board with the desired voltage
level.
11. The synchronization process is performed at the main SWBD on board the
ship. Instrumentation necessary to transfer load via parallel connection is: (a)
Two voltmeters. (b) Two frequency meters. (c) One ammeter with a selector-
switch to enable the current in each phase to be read. (d) Phase sequence
indicator. (e) One synchronizing device.
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2.1.2 Low voltage shore connection
As mentioned in chapter 2.1 the committee draft IEC 8005-3 LVSC is the nearest
international standard that exist for LVSC systems. If the apparent power ratings
for the electric ferry are below 1MVA, the committee draft suggest the LVSC system.
The committee draft describes a typical LVSC system as shown in figure 3. The
block diagram is divided into different sections that describe key elements [10]:















Figure 3: A generic block diagram of a LVSC system. Adapted from [10]
1. Utility supply with associated circuit breaker.
2. The shore-side transformer shall be connected to a neutral grounding resistor
(resistor may be omitted in IT-systems). An earth fault shall not create a
touch or step voltage exceeding 25V any location between the shore and ship.
Nominal voltage is either 400V, 440V or 690V, depending on the power ratings.
3. Shore-side protection system shall open all the poles in the circuit breaker in
the event of: (a) Overcurrent, including short-circuit. (b) Over-voltage/under-
voltage. (c) Reverse-power. Furthermore protection against transient over-
voltage surges by means of surge arresters is included.
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4. Shore-side circuit breaker.
5. Shore-side feeders circuit breakers.The number of parallel connections varies
according to the power transferred from shore to ship. E.g. 1000kVA power
rating with a line voltage of 440V, requires 4 connections.
6. Control onshore, consist of interlocks that prevents connection of circuit
breakers and disconnectors in case of: (a) Pilot contacts in the flexible shore-
to-ship cable which signals correct connection. (b) Emergency-stop facilities
such as push buttons. (c) Undervoltage coils both on shore and on board. (d)
Others.
7. Shore-to-ship connection and interface equipment. Consists of plugs and
socket-outlets, cable handling equipment and connection cable(s).
8. Control and monitoring of: (a) Cable tension and length. (b) Current unbal-
anced between multiple phases.
9. Ship protection relaying shall be equipped with the same safety measure-
ment as described in point 3 but also: (a) Over/under-frequency. (b) Phase
sequence protection.
10. Onboard shore connection SWBD shall be equipped with: (a) Voltmeter in
all three phases. (b) Short-circuit devices. (c) Overcurrent devices. (d) Earth-
fault-indicator. (e) Unbalanced protection for systems with parallel cables.
11. Galvanic separation between the shore and ship’s electrical systems is re-
quired, either by a transformer on board or on shore. This is done to ensure
that earth fault from shore-to-ship or vice versa is eliminated. The trans-
former also supply the main SWBD on board with the desired voltage level.
12. The synchronization process is performed at the main SWBD on board the
ship. Instrumentation necessary to transfer load via parallel connection is: (a)
Two voltmeters. (b) Two frequency meters. (c) One ammeter with a selector-
switch to enable the current in each phase to be read. (d) Phase sequence
indicator. (e) One synchronizing device.
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3 Rectifier systems
As discussed in section 2, a SC connection system is fairly complex with many
components. The need for power electronic equipment for converting the utility
voltage and/or frequency is often required. In this section different rectifier systems
are presented and also control techniques are explained in detail. Challenges in
regards to voltage quality will be explained and a rectifier system will be chosen.
3.1 Nonsinusoidal waveform in steady state
Power electronic circuits may draw highly distorted currents from the utility. Rea-
sons for this phenomena is non sinusoidal loads such as rectifiers, inverters and
switch-mode power supplies [13]. Figure 4 illustrates such a periodic waveforms




























Figure 4: The example waveform shows that the voltage vs have a sinusoidal wave-
form without any harmonic content. The current is is distorted with
harmonic components.
in power systems can lead to undesirable effects such as overheating in transform-
ers, cables, capacitors and motors. Circuit breakers may trip and equipment such
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as softstarters, depending of calculating the correct zero crossover point, might
malfunction or fail. For distorted waveforms such as the current is in figure 4, it
can be divided in a fundamental frequency component and harmonic components
that are multiple of the fundamental frequency. These components can be calcu-
lated by means of Fourier analysis. A non sinusoidal periodic waveform f (t )with
an angular frequency ω can be represented by a trigonometric series defined by
[14]







(ah cos(hωt ) + bh sin(hωt )) (3.1)



























f (t )sin(hωt )d (ωt ) h = 1, . . . ,∞ (3.4)
It should be noted from equation 3.2 that a0 is the average value of f (t ) and is
zero in figure 4. The coefficients ah and bh can be simplified in use of waveform
symmetry (respectively even and odd symmetry). Each frequency component can
be represented in term of its rms value. The rms magnitude is given by [14]
Fh =
Æ





The total amount of distortion can be represented by a term called total harmonic
distortion or simply THD. In terms of the current, it is defined as [14]




















The expression for THD becomes clearer from figure 5. The line current is , its
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Figure 5: Example of a distorted current with its decomposed values. is is the line
current including the fundamental frequency component is1 and the dis-
torted harmonic component id i s .
fundamental frequency is 1 and its harmonic part id i s is illustrated as function of
time. The distorted line current component is expressed as [14]
id i s (t ) = is (t )− is 1(t ) =
∑
h 6=1
is h (t ) (3.7)
In term of rms values,
Id i s =
q







I 2s h (3.8)
It should be noted that the line voltage vs from the utility is assumed to be sinu-
soidal at the fundamental frequency. Also the average value or dc component is
assumed to be zero in equation 3.6-3.8. The distorted line current affect the utility
line voltage vp c c at the point of common coupling (PCC) as illustrated in figure 6.
The PCC in a ferry charger system is typically at the high voltage side of the trans-
former feeding the SC system. Other loads connected at the PCC will be affected by
the distorted current drawn from the ferry charger. It is therefore crucial to install
power electronic equipment such as the rectifier, which generates a small amount
of harmonic distortion. The rms voltage at the PCC with a harmonic component
13
− +vs L s Rs is
vp c c
Other loads
Ferry charger systemUtility source
Figure 6: Interface between the utility source and the ferry charger at the PCC.
Other loads connected to the PCC will be affected by the distorted current
drawn from the ferry charger.
h injected to the ac source is expressed as [14]
VhP C C = h
 
Rs + jωL s

Ih (3.9)
The impedance Zs can be calculated by the parameters given by the utility grid
owner BKK in table 1. Considering only the scalar value of the VhP C C and the fact
that
Zs =Rs + jωL s =Rs + j X s (3.10)
Rs = |Zs | · cosφs c (3.11)
X s = |Zs | · sinφs c (3.12)
|Zs |=
Æ
R 2s +X 2s (3.13)
(3.14)
yields
VhP C C = h · |Zs | · Ih (3.15)
The short circuit rms current in a per phase basis is expressed as (all three phases
















where Sk is the three-phase short circuit capacity and VL L is the line to line voltage.
Sk and VL L are given in table 1. Combining equation 3.15 and 3.16 yields







Calculating the harmonic current components Ih in equation 3.5 and the short
circuit current Is c in equation 3.16, yields the harmonic voltage component %Vhp c c
in equation 3.17. The calculation of total harmonic distortion is similar for the
voltage compared to the current [14], and therefore by equation 3.6





















One of the main components in a SC system and the focus in this paper is the
converter. More specific the converter is used as a rectifier in this case. The rectifier
converts the sinusoidal line voltage from the utility grid to dc voltage. In this section
different rectifiers will be presented with their operational principle in an idealized
case.
3.2.1 Diode rectifier
Line-frequency diode rectifiers are unidirectional and convert the utility ac voltage
to an uncontrolled dc output voltage. A three-phase, full bridge diode rectifier is
shown in figure 7. The diodes conduct in pairs, respectively D1 D2, D3 D4 and D5
D6. The diodes at the top group are at a common potential. Therefore the diode
with it’s anode at its highest potential will conduct id c . In the bottom group the
diodes are also at a common potential and therefore the diode with its cathode at
the lowest potential will conduct id c .
In an idealized case when the line inductances on the utility side La = Lb = L c = 0
and the load is replaced by a constant dc source, the waveform of the rectifier is





















Figure 7: Three-phase full bridge diode rectifier. Adapted from [14].
six pulses and each diode conduct for 120◦. The commutation interval is instanta-
neously in this idealized case. To obtain the average dc output value one of the six




ily the time origin t = 0 is chosen. From figure 8 it can be seen that
vd c = va b =
p



























2VL L = 1.35VL L (3.20)
By using the definition of rms current and the waveform produced by the three-
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Figure 8: Waveform for the circuit in figure 7. Note that the diode D1 in phase a
stops to conduct when phase voltage vg b is greater than vg a . Also note
that diode D4 stops to conduct when vg a is greater than vg b .

















Id c = 0.816Id c where s ∈ {a , b , c } (3.21)
The phase currents drawn from the utility grid are rich with harmonic components
as illustrated in phase a in figure 8. To compute the fundamental frequency compo-
nent Is 1, the Fourier series is calculated. The use of odd symmetry (Is (−t ) =−Is (t ))
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simplifies the calculation of the Fourier coefficients and is given by





































hπ Id c if h = 1, 5, 7, 11, 13, . . .
Therefore the Fourier series is expressed by








Id c sin(hωt ) (3.24)




























One major drawback with the diode rectifier are the harmonic content and is cal-
culated from equation 3.6 and yields
%T H Di = 100 ·
Æ




































In application, such as battery chargers, it is necessary to control the dc voltage
from the rectifier. To control the power flow there are several ways to produce a
controlled dc voltage from the rectifiers output. A line-frequency phase-controlled
thyristor is one solution and is shown in figure 9. The rectifier consists of three
thyristor pairs, namely T1 T2, T3 T4 and T5 T6. A thyristor pair begins or ceases to




















Figure 9: Three-phase full bridge thyristor rectifier. Adapted from [14].
To analyze the circuit, some simplifications are made where the line inductances
La = Lb = L c = 0 and assume that id c (t ) = Id c . The gate on each thyristor is con-
trolled by the firing angle α. If α= 0◦ then the thyristor bridge has the same func-






VL L = 1.35VL L (3.28)
When α> 0◦ some of the input ac voltage VL L will be blocked and hence the output
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Figure 10: Waveform of the three-phase full bridge thyristor rectifier in figure 9.
Note that the area Aα is blocked by the firing angle α. The phase differ-
ence between the phase current and the phase voltage isφ1 =α.
voltage vd c will decrease. Waveforms of the rectifier whenα= 30◦ is shown in figure
10. The commutating process is delayed by the firing angle and the volt-second
area Aα results in a reduction of the average dc output voltage by




The voltage reduction Aα happens every 60
◦ and is given by the integral of va n−vc n =
va c . Where
va c =
p







2VL L sinωt d (ωt ) =
p
2VL L (1− cosα) (3.31)






VL L cosα= 1.35VL L cosα (3.32)
When α > 90◦ the average dc voltage becomes negative and the converter acts as
an inverter. The thyristor bridge is called a two-quadrant converter since it can
operate as a rectifier and an inverter. This is in contrast to the diode bridge that
only functions as a rectifier. This will not be discussed further.
From Fourier analysis the harmonic components is calculated from figure 10. Note
that ia is symmetric around the ωt -axis, thus simplifying the calculations. The
Fourier coefficients are expressed as





































hπ Id c if h = 1, 5, 7, 11, 13, . . .
Therefore the Fourier series is expressed by








Id c sin(hωt −α) (3.35)





































%T H Di = 31.08% (3.38)
Furthermore the phase difference between the phase voltage and the phase current







cosα= 0.955 cosα (3.39)
Another important aspect is how much average power the thyristor converter can











vd c id c d t (3.40)
Assuming id c (t ) = Id c yields






vd c d t

=Vd c Id c = 1.35VL L Id c cosα (3.41)
The fundamental reactive power component drawn from the thyristor converter is
expressed as
Q = 1.35VL L Id c sinα (3.42)
3.2.3 Active Front End rectifier
As briefly discussed in section 3.2.1 and 3.2.2 the rectifier schemes draw a highly
distorted current from the utility grid. This is off course undesirable and can be
improved in different ways. One solution is to install passive filters to filter out
the low and high order harmonics. Nevertheless this makes the system bulky and
costly. A more elegant solution is to install rectifiers with active filter techniques
such as pulse with modulation (PWM) rectifiers. A basic circuit of a three-phase
22




































Figure 11: Three-phase Active Front End rectifier. Adapted from [14].
Each leg consists of two insulated gate bipolar transistors (IGBT), S+a and S
−
a for
phase a . Each IGBT is connected in anti-parallel with a flyback diode. The capac-
itor Cd reduces the ripple content of the output dc voltage vd c and the inductors
La , Lb and L c represent the line inductances. The switching frequencies of the
IGBTs are several kHz and therefore the voltages over an inductive load vL = L
d i
d t
will become large and the potential difference between the IGBTs and the inductor
will produce a voltage spike. To eliminate this problem the flyback diodes give the
current id c a return path and therefore protect the IGBTs from destruction.
The voltage and current equations from figure 11 (assuming La = Lb = L c = L) are












































= (Sa ia +Sb ib +Sc ic )− il o a d (3.44)
Sa , Sb and Sc are the duty cycle for its respective phase. The phasor diagram for
phase a is given by figure 12a, where the fundamental component of the phase cur-
rent ia1 lags the source voltage vga with an arbitrary angleφ. Switching frequency
harmonics is neglected for simplicity. The net real power P supplied to the con-
verter from the three-phase ac source is expressed by (assuming balanced supply)









Similar from figure 12a, the net imaginary reactive power Q supplied to the con-
verter from the three-phase ac source is










To control the supply of net power S (S = P + jQ ) to the converter, phase voltages
va, vb and vc has to be controlled in both magnitude and phase angle δ. Operating














Figure 12: For phase a; (a) general phasor diagram; (b) rectifier at UPF
The dc output voltage vd c is an important parameter and is regulated by the duty
cycle of each IGBT switch. The switching scheme of the IGBTs can be quite complex
and will be discussed in section 3.3.
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3.2.4 Choosing the rectifier topology
There are several different rectifier solution that also could be considered. A par-
ticular interesting one is the Vienna rectifier. It is a three-level rectifier with the
capability of PF correction and reduced switching losses [15]. However, due to lim-
ited time in this project the Vienna rectifier will not be presented in detail. The
advantages and disadvantages for the rectifiers in section 3.2.1, 3.2.2, 3.2.3 and the
Vienna rectifier are shown in table 3.
Table 3: Features for the different rectifier topologies discussed in this thesis.
Rectifier Harmonic distortion Controllable dc voltage Power factor Bi-directional power flow
Diode High No Low No
Thyristor High Yes Low No
AFE Low Yes High Yes
Vienna Low Yes High No
A practical diode and thyristor rectifier have a very poor PF due to the line current
being far from sinusoidal and hence the need for filters is increased [14]. The Vienna
and AFE rectifier on the other hand draws almost perfectly sinusoidal currents
from the utility grid if the rectifier system is designed properly. It is also possible to
achieve UPF with these systems. However only the AFE rectifier is capable to utilize
bi-directional power flow and can be used as a static compensator (STATCOM). This
can be favorable if the PF at the PCC is low and thus the STATCOM delivers reactive
power back to the grid. Furthermore the reactive power contributes maintaining
the grid voltage level at the PCC. Therefore were the AFE rectifier topology chosen
for the ferry charger solutions.
3.3 Control of rectifiers
To control the switching scheme of the two-level AFE rectifier in figure 11 several
techniques are discussed in the literature [16–20] . The IGBT switches are controlled
in an on/off fashion and therefore the switch-mode rectifier is a descriptive term.
However, in this text the switch-mode rectifier is called AFE rectifier. The basic
conversion method applied for AFE rectifiers is PWM techniques. Historically one
of the best known methods is carrier based PWM (CB-PWM). This technique is
shown in figure 13.
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Figure 13: The control signal vc o n t r o l is compared to the sawtooth signal vs t and
yields a digital output signal vs w to the gate of the IGBTs. Adapted from
[14].
The sawtooth signal vs t is compared with the control signal vc o n t r o l . From the
waveform it can be seen that the switch control signal vs w is either on or off by the
following expressions
vc o n t r o l ≥ vs t vs w = 1 (3.47)
vc o n t r o l < vs t vs w = 0 (3.48)
To control phase a ,b and c it requires three control signals which again sets the
switch position of the IGBTs in relation to
vc o n t r o lu ≥ vs t S
+
u = 1 u ∈ {a , b , c } (3.49)
vc o n t r o lu < vs t S
+
u = 0 (3.50)
Furthermore is S+u always complementary according to S
−
u . Some important defi-
nitions and parameters have to be defined, which characterizes PWM methods:
ma =







ma is the modulation index and for sinusoidal modulation 0 <ma < 1. m f is the
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frequency modulation, fs w is the switching frequency and f1 is the frequency for
the control signal vc o n t r o l . The switching frequency fs w is kept constant and is
normally chosen to span from a few kilohertz to few hundred kilohertz [14]. The





vc o n t r o l
vs t
(3.53)
Today’s basic power processing technique uses space vector pulse with modulation
(SVPWM) after advances in microprocessing developments [21]. Several rectifier
systems use SVPWM, such as voltage oriented control (VOC) and virtual flux ori-
ented control (VFOC). Other control techniques such as direct power control (DPC)
and virtual flux power control (VF-DPC), use switching tables but have several sim-
ilarities to VOC and VFOC. After the work done by M. Malinowski in [22], was it
decided to control the rectifier for the ferry charger with VOC. To fully understand
VOC, transformation techniques and SVPWM are presented respectively in section
3.3.1 and 3.3.2.
3.3.1 Clarke and Park transformation
Several of the PWM techniques in the literature measure the phase voltages and/or
the line currents from the utility grid. These quantities are controlled against set
values to ensure that the dc output voltage from the rectifier is at the desired range.
To ease the control system the ac values is transformed to dc values. The trans-
formation can be done in two separated transformations named Clarke and Park




















Figure 14: (a) Phase voltages and line currents in a three-phase stationary refer-
ence frame; (b) Phase voltages in a two-phase stationary reference frame
compared to synchronously rotating reference frame.
trated in figure 14 (a) and are defined as
va =Vm sin(ωt ) (3.54)








ia = Im sin(ωt +φ) (3.57)








where Vm and Im are the amplitude value of the phase voltages and line currents.
Instead of representing the line currents and the phase voltages in a three-phase
stationary reference frame, can it be transformed to a two-phase stationary refer-
ence frame,α andβ also called the Clarke transformation. Only the transformation
for the voltage components will be derived, but the procedure for the line currents





va + vb e
j 2π







The Clarke transform is directly related to the space vector and is defined as
vαβ = vα+ j vβ = vs (3.61)
where the subscripts α and β are the real and imaginary part of the complex num-



















(vb − vc )

(3.63)
The space vector is rotating with an angular velocity ω in a stationary reference
frame as shown in figure 14 (b). It is convenient to transform the stationary ref-
erence frame to the rotating space vector in a synchronously rotating reference
frame with an angular velocityω. This results in that both the space vector and the
reference frame rotates with the same angular velocity. The foregoing discussion
is called the Park transform and is expressed as
vse
− j (ωt− π2 ) = vdq = vd + j vq (3.64)
where the real and imaginary part are expressed as
vd =vα sinθ + vβ cosθ (3.65)
vq =− vα cosθ + vβ sinθ (3.66)
To clarify the foregoing discussion, the waveforms for va ,vb ,vc ,vα,vβ ,vd and vq are
plotted in figure 15. For more detailed derivation see appendix A.
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(a) Three-phase ac voltages va ,vb and vc as a function ofωt .
















(b) Two-phase ac voltages vα and vβ . Note that vβ is lagging 90◦ in respect to vα













(c) Dc voltages vd and vq in a synchronous rotating reference frame. Note that vq is zero.
Figure 15: The effect of Clarke and Park transformation on a three-phase voltage
source.
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3.3.2 Space vector modulation
To achieve stable dc output voltage Vd c at a desired PF has the control system to be
reliable. Before describing complete solutions for the VOC system in section 4.1, is
SVPWM discussed in detail.
The gate terminal of the IGBTs in figure 11 receives switching commands from the
space vector modulator. The principle of SVPWM is to create a reference vector
V∗ in compliance with the difference or error signal between measured values on
the ac side and the dc side of the rectifier. The error signal can for example be the
phase currents id and iq from the utility grid compared with the reference currents
i ∗d and i
∗
q set by the control system.
The switching states for the IGBTs are constricted to eight unique combinations.
This is to ensure that the input lines cannot be shorted and continuous current
flow is maintained. Each switching combination is illustrated as a vectors in figure
16. The a b c three-phase reference frame is transformed to the α and β reference
frame by equation 3.62 and 3.63. The plane is given by six active vectors V1, V2,. . .,V6


























Figure 16: Space vector representation given by six active vectors and two zero
vectors. Adapted from [21].
The active vector divide the plane in six sectors, where the reference vector V∗ is
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obtained by two adjacent vectors. To control the magnitude of V∗, proper duty
cycles are required for both the active adjacent vectors and the two zero vectors.
The switching scheme for symmetrical modulation will be explained further in this
text. The key advantages with this method is lower THD, due to the use of both
zero vectors. The disadvantages is more switching losses compared to asymmet-
ric modulation that only uses one zero vector, but also generate more THD. The
general switching scheme with phase voltages and line voltages is shown in table
4. The phase voltages are calculated according to
Vd c
 




























where γ is the angle referred to the α-axis in figure 16. For symmetrical modulation
Table 4: Switching table for SVPWM. Note that the switches in each rectifier branch











c va vb vc va b vb c vc a
V0 = (000) off off off on on on 0 0 0 0 0 0
V1 = (100) on off off off on on
2
3 Vd c −
1
3 Vd c −
1
3 Vd c Vd c 0 −Vd c




3 Vd c −
2
3 Vd c 0 Vd c −Vd c
V3 = (010) off on off on off on − 13 Vd c
2
3 Vd c −
1
3 Vd c −Vd c Vd c 0




3 Vd c −Vd c 0 Vd c




3 Vd c 0 −Vd c Vd c
V6 = (101) on off on off on off
1




3 Vd c Vd c −Vd c 0
V7 = (111) on on on off off off 0 0 0 0 0 0
let’s consider the reference vector V∗ in figure 16. To determine the switching time
duration of sector I, the reference vector is decomposed and multiplied with a given








































t1, t2, t0 and t7 are the time each respective switch is turned on and Ts is the switch-


















Figure 17: Adjacent boundary vectors in sector I.




|V1|= |V∗|cosγ−B C = |V∗|cosγ−D C tan 30◦ (3.70)
































3Ts ma sin(γ) (3.73)
since |V1| = |V2| = 23 Vd c and ma =
|V∗|
Vd c
. The angle γ in sector I is restricted by
γ ∈ [0◦, . . . , 60◦].
The switching pattern of V∗ in sector I is shown in figure 18. The two zero vectors
V0 and V7 are included to reduce THD and the magnitude of V∗.























Figure 18: Pulse pattern of vectors in sector I. After the first switching period Ts is
completed, the switching combination is reversed. Adapted from [25].







j (k−1) π3 if k = 1, 2, . . . , 6
0 if k = 0 or k = 7
(3.74)












Vα and Vβ are calculated by the control system and will be discussed in section 4.1.
The duration of t1 and t2 are generally expressed by
t1 =
p




3Ts ma sin(γ−k 60◦) (3.78)
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Calculation of t0 and t7 are given by
t0 = t7 =
Ts − t1− t2
2
(3.79)
The switching time for each sector is given in table 5 [25].
Table 5: Switching times for sector I to VI.
Sector Switches branch a Switches branch b Switches branch c
I









































S−a = t1+ t2+
t0
2









































S−b = t1+ t2+
t0
2

























The maximum amplitude of the reference vector before overmodulation mode is









Exceeding V ∗χ causes overmodulation and will not be discussed further.
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4 Design of the onboard rectifier system
The design of the onboard charging system is limited to the design of an AFE recti-
fier system with UPF consideration. To satisfy the demands from BKK in regards to
the voltage quality, the design must satisfy the limits in table 2. Voltage drops must
not increase beyond the demand mentioned in supply safety regulation [4] and in
section 1.1. From the ferry owner perspective the demand for high efficiency and
UPF is also taken in consideration. This section explains two different AFE rectifier
systems based on VOC with L-filter and LCL-filter design.
4.1 Voltage orientated control
VOC is based on the transformation from a three-phase stationary reference frame
to a synchronously rotating reference frame. The block scheme for the VOC AFE
rectifier system is illustrated in figure 19. The grid currents (ig a ,ig b ,ig c ) and voltages
(vg a ,vg b ,vg c ) are measured and transformed to dc values according to the Clarke
and Park transformation explained in section 3.3.1. To obtain correct angular posi-
tionωt is a phase lock loop (PLL) implemented. If the grid experiences frequency
deviations from nominal value (50Hz), regulates the PLLωt according to the de-
viation. Dc voltage vd c is measured on the dc side of the rectifier and is fed to the
controller with the grid side values included a reference value for the dc voltage
vd cr e f . The controller’s outputs vr d and vr q are transformed to a two-phase station-
ary reference system explained in section 3.3.1. vrα and vrβ is fed to the SVPWM
module which generates switching signals to the IGBTs.
The mathematical model from the block scheme in figure 19 are derived from KVL
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Figure 19: Configuration of VOC AFE rectifier with L-filter. The controller is de-




= (Sa ig a +Sb ig b +Sc ig c )− il o a d (4.2)
where Sa , Sb and Sc are the switching signal to the gate terminal on each IGBT
branch. The switching signal is either one or zero. Equation 4.1 and 4.2 can be trans-



























(Sαiα+Sβ iβ )− il o a d (4.4)
To ease the control system, the sinusoidal voltages and currents from the grid are




− j (ωt− π2 ) = (vα+ j vβ )e




(iα+ j iβ )e
− j (ωt− π2 )+ (vrα+ j vrβ )e
− j (ωt− π2 )
vdq = L
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(− jω)(iα+ j iβ ) +
d
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(iα+ j iβ )
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+ (vrα+ j vrβ )e
− j (ωt− π2 )
vdq = L
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( jω)(id + j iq ) +
d
d t
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(Sd id +Sq iq )− il o a d (4.6)
The grid voltages vd and vq can be divided in a real and imaginary part and hence
vd =ℜ(vdq) = L
d id
d t
−ωLiq + vr d (4.7)
vq = ℑ(vdq) = L
d iq
d t
+ωLid + vr q (4.8)
From equation 4.7 and 4.8 a decoupled regulation system can be designed and is
shown in figure 20. There is one outer voltage control loop that regulates the dc
voltage vd c on the dc busbar with a PI-controller. Moreover there are two inner
current control loops which regulates the the active current id and reactive current
iq with their respective PI-controller. The output voltages from the controller are
expressed as
vr d = vd +ωLiq −∆vd (4.9)
vr q = vq −ωLid −∆vq (4.10)
and the error signals from the current controllers are given by




(idr e f − id )d t (4.11)




(iqr e f − iq )d t (4.12)
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Figure 20: Synchronous controller working in dq coordinates for the VOC AFE rec-
tifier as illustrated in figure 19. Note that there are one outer voltage
control loop for the dc bus voltage and two inner current control loops
for the active-and reactive current drawn from the utility grid. Adapted
from [21].
The constants Kp1 and Ki1 are respectively the proportional and integration con-
stants. The output from the voltage controller is expressed by




(vd cr e f − vd c )d t (4.13)
The parameters for the voltage controller are often set 5-29 times less sensitive to
errors relative to the current controllers [26].
The tuning process for the PI-controllers parameters are according to standards
rules as described in [21] page 120. There are two standard rules named modulus
and symmetry criterion. However, the aforementioned rules are only valid under
fast sampling conditions (Ts → 0). The symmetry criterion is used when
τL τ0 (4.14)
where τL is the time constant for the grid connected inductances. Furthermore τ0
is the sum of the small time constants such as the power converter dead time, pro-
















Figure 21: Vector diagram for the rectifier currents and the utility grid reference
voltages in stationary and synchronous rotating reference frame. Note
that vq = 0 according to the definition from the Park transformation.
Adapted from [21].
criterion should be used when
τL ≤ 4τ0 (4.15)
However the tuning process according to symmetry and modulus criterion can
only be used as broad indicators. Fine tuning with trial and error is therefore used
further in this thesis.
To achieve UPF, the quadrature component iq has to be equal to zero. The vector
diagram for the measured grid voltages and grid currents are illustrated in figure
21. From the Park transformation in equation 3.64, the voltage space vector Vs is
aligned to the direct-axis and hence the quadrature component equal to zero.




ss =(vα+ j vβ )(iα− j iβ )
ss =vαiα− j vαiβ + j vβ iα+ vβ iβ
and the active power ps and reactive power qs are given by
ps =ℜ(ss) = vαiα+ vβ iβ (4.17)
qs =ℑ(ss) = vβ iα− vαiβ (4.18)
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The complex power in synchronous rotating reference frame terms is expressed as
Sdq =Vd Id − j Vd Iq + j Vq Id +Vq Iq (4.19)
and the active power Pd q and reactive power Qd q are given by
Pd q =ℜ(Sdq) =Vd Id +Vq Iq (4.20)
Qd q =ℑ(Sdq) =Vq Id −Vd Iq (4.21)
The relationship between the complex power in space vector terms and three-
phase systems are given by
3
2







[va (ic − ia ) + vb (ia − ic )+ vc (ib − ia )] = q (4.23)
For derivation see appendix B.
4.1.1 L-filter design
The design of the line inductances is an optimization process considering the de-
mands for low current ripple and operational range of the rectifier. With a large
inductor the current ripple is low but the operation range is decreasing. The volt-
age drop across the grid side inductors controls the line currents. Furthermore the
voltage drop is controlled by the rectifier voltage and is restricted by the dc bus





3 − vg s
ωid
s ∈ [a , b , c ] (4.24)
The phase diagram for the L-filter is shown in figure 22. To illustrate the suppression
of high harmonic frequencies the relevant transfer function must be calculated and










Figure 22: Phase diagram for the VOC AFE rectifier. Phase a is illustrated and the
use of superposition is used to calculate the transfer function.
To calculate the desired transfer function, the use of Laplace transform and super-














The bode plot is shown in section 5.1.
4.2 Voltage orientated control with LCL-filter
In high power application it becomes expensive to use large inductors at the ac
side of the VOC rectifier. With large inductance values stability problems might
also arise. It is possible to rather use a LCL-filter with lower total inductance values.
The switching frequency of the IGBTs can also be reduced and hence the switching
losses and efficiency of the rectifier system will be increased [27]. The VOC AFE
rectifier with LCL-filter configuration is illustrated in figure 23. To get the correct
orientation of the reference frame in regards to the Park transformation, the voltage
reference has been moved to the capacitors branches. This result in a voltage drop
between the grid side and the sensed voltage. Therefore the quadrature component
iq is not equal to zero as in section 4.1. Also the sensed current is not from the grid
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vr d vr q
Figure 23: Configuration of the VOC AFE rectifier with LCL-filter. The controller is
described in detail in figure 24. Adapted from [21, 27].
From figure 23 the mathematical description can be derived by the following rela-










































= Sa ir a +Sb ir b +Sc ir c − il o a d (4.28)
where L t = L2+L1. To ease the control system the sinusoidal voltages and currents
from the grid are converted to dc values according to the Park transform given by
equation 3.65. Transforming equation 4.27 and 4.28 by 3.65 and assuming balanced
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operation, yields
vd = L t
d id
d t
−ωL t iq + vr d (4.29)
vq = L t
d iq
d t







(Sd ir d +Sq ir q )− il o a d (4.31)














vg a (ig c − ig a ) + vg b (ig a − ig c ) + vg c (ig b − ig a )

(4.33)
From equation 4.29 and 4.30 can the regulation system for the controller be realized
according to figure 24. The decoupled control system have the same structure as
the controller in section 4.1.
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Figure 24: Synchronous controller working in dq coordinates for the VOC AFE rec-
tifier with LCL-filter as illustrated in figure 23. Note that the only dif-
ference regrading the VOC controller in figure 20 are the inductances
L t .
To achieve UPF, the quadrature component iq has to be equal to zero in section 4.1
[21]. In regards to the block scheme in figure 23, the branch currents i f a , i f b and
i f c will draw reactive power. Assuming that the voltage drop across L2 is negligible
compared to the grid voltage and neglecting the voltage drop across the damping
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resistor Rd . Then the nominal reactive current component can be calculated by











The LCL-filter design is described in [27] and the equations 4.35-4.46 are based on
this work. The total inductance L t should be as small as possible to improve the
dynamic response of the rectifier and are calculated by
vd c
8ir pma x fs w
≤ L t ≤
q
v 2d c −4v 2gma x
igma xω
(4.35)
vgma x is the amplitude value of the grid voltage and igma x is the amplitude value of
the grid current. fs w is the the switching frequency for the IGBTs. The maximum
ripple current ir pma x in one switching period is expressed as




L t fs w
(4.36)
The inductors L1 and L2 are expressed as
L t = L1+ L2 (4.37)

























σ is called the switching harmonic current attenuation ratio and is the ratio be-
tween the current flowing in L2 and the main current from an imaginary voltage





g sr m s
ω2s w L t Pλ
s ∈ [a , b , c ] (4.44)
where P is the consumed power by the load Rl o a d in figure 23,ωs w is the angular
switching frequency andλ is a factor for the fundamental reactive power consumed
by the capacitors C f and should be less than 5% of the rated power P .







To avoid resonance the damping resistor Rd is connected in series with C f which
can absorb the switching frequency ripple and is given by
Rdmi n =
1
ωr e s C f
(4.46)
The LCL-filter angular resonance frequency is expressed as [29]







The phase diagram for the VOC AFE rectifier with LCL-filter is shown in figure 25.
To illustrate the suppression of high harmonic frequencies the relevant transfer














Figure 25: Phase diagram for the VOC AFE rectifier with LCL-filter. Phase a is il-
lustrated and the use of superposition is used to calculate the transfer
function.
Only the switching harmonic voltages are considered in the design. Therefore the
voltage source from the grid is shorted and the fundamental frequency from the
rectifier voltage source is omitted. To calculate the desired transfer function, the
use of Laplace transform and the aforementioned assumption are made. Shorting
vg a and setting up an expression for ir a in the frequency domain yields






+Rd + s L2

(4.48)
Ig a = Ir a

s Rd C f +1
s 2L2C f + s Rd C f +1
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Combining equation 4.48-4.50 into 4.51 yields
G =
s Rd C f +1
s 3L1L2C f + s 2L2Rd C f + s 2L1Rd C f + s L1+ s L2
(4.52)
The Bode plot will be shown in section 5.2.
4.3 Additional parameters
For both VOC AFE configuration explained in section 4.1 and 4.2, is the minimum
dc bus voltage calculated in a similar fashion. For proper operation of the rectifier
the following expression must be valid [21]




3Vg s =VL Lma x s ∈ [a , b , c ] (4.53)
The definition in equation 4.53 is true for a diode rectifier and must be adapted
for the VOC AFE rectifier with SVPWM technique. According to the discussion in
section 3.3.2 and equation 3.80 is the maximum reference voltage expressed as





















Vd cmi n >VL L
p
2
The choice of minimum dc bus capacitor is expressed by [30]




3 VL LVd c
2
p
3VL L fs w∆Vd c

(4.56)
where P is the active power consumed by the load connected to the rectifier, fs w
is the switching frequency of the IGBTs and ∆Vd c is the maximum ripple voltage
allowed.
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5 Simulation and grid calculation
The simulations were implemented in Simulink and Matlab 2017b as the computa-
tional engine. Simulation according to theory explained in section 4.1 and 4.2 were
conducted. Parameters were chosen according to the laboratory model explained
in section 6. This was conducted to verify the simulation results to the measured
results from the laboratory model. Therefore are the parameters not up to scale ac-
cording to the power ratings needed for the ferry chargers (1-10 MW). Nevertheless,
the simulation parameters can be scaled up to fit the power ratings for the rectifier
design. The T H Dv at PCC and power loss over the ac side filters are calculated for
the different ferry terminals defined in table 1. For both VOC AFE rectifier systems
were the simulation configuration parameters the same. To solve the differential
equations of the system a fixed-step discrete solver was used. The sampling time
was chosen to 1µs to get sufficient accurate results. In order to shorten simulation
time the rectifier system was discretized and hence no continuous states occur
under the simulation.
5.1 VOC AFE rectifier
The main circuit for the simulation for the VOC AFE rectifier is illustrated in figure
26. The main circuit is according to figure 19. On the dc busbar is the load confined
to 50% to 125% of nominal load. This is realized with time triggered switches to con-
nect parallel branches of resistors to the dc busbar. There are several subsystems
including the Clarke and Park transformation, SVPWM, power factor calculation
and the controller circuit. Each subsystem will be explained in section 5.1.1 to 5.1.4.
The parameters used in the simulation are according to the values in table 6. The
resistive load simulates the battery package for the electric ferry. In this case the
connected load is 3kW. The choice of switching frequency is a trade off between
lower harmonic content and switching losses and were chosen to 5kHz.
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Figure 26: Simulation scheme for the VOC AFE rectifier in Simulink.
Table 6: Parameters for the VOC AFE rectifier simulation.
Parameter Value Unit
Inductor L 8.0 mH
Capacitor Cd 1500 µF
Resistor Rl o a d 38.5333 Ω
DC bus voltage Vd c 340 V
Grid line voltage VL LR M S 220 V
Grid frequency f 50 Hz
Switching frequency fs w 5.0 kHz
Sampling time Ts 1.0 µs
50
5.1.1 Clarke and Park transformation subsystem
To control both the PF and the dc bus voltage, the controller needs the phase volt-
ages and phase currents converted into dc values. The subsequent discussion
explains how this is done in the simulation. The transformation block between a
three-phase stationary reference frame to a two-phase stationary reference frame,
hence the Clarke transformation are labeled Valpha, Vbeta and Ialpha, Ibeta in
figure 26. The subsystem for the Clarke transformation is illustrated in figure 27a.
(a) Subsystem for converting three-phase voltages Va, Vb and Vc to a two-phase system.
(b) Subsystem for converting two-phase voltages Valpha and Vbeta to dc values.
(c) Subsystem for implementing the inverse Park transform for the space vector generated
from the controller circuit.
Figure 27: Subsystems for converting three-phase voltages into dc values feeding
the controller circuit. The output from the controller are converted back
to alpha beta components and the inverse Clarke transform implemen-
tation is illustrated.
The three input voltages are converted according to equation 3.62 and 3.63. The
three inputs are multiplexed and scaled with 2/3 and thereafter each function block
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uses a function called u (x ), where x is a variable according to the numbered in-
put. The same subsystems are used for converting the current components and is
therefore not shown in figure 27a.
To convert the two-phase alternating system to dc values is the Park transform used.
The Park transform blocks are labeled Vd, Vq and Id, Iq in figure 26. The subsystem
for Vd, Vq is illustrated in figure 27b. The two inputs are converted according to
equation 3.65 and 3.66. The same subsystem is used to convert the two-phase
alpha, beta currents into dc values and is therefore not shown in figure 27b.
The inverse Clarke transformation block is labeled Valpha, Vbeta1 in figure 26. It
converts the dc values from the controller block to a two-phase alternating system,
feeding the SVPWM block with the space vector. The subsystem for the inverse
Clarke transform is shown in figure 27c. The function blocks expressions are ac-
cording to equation A.17 and the derivation of the inverse Clarke transform are
derived from appendix A.
5.1.2 Controller circuit subsystem
The controller scheme is based on figure 20 and the circuit regulates the PF and the
dc busbar voltage according to desired values. The subsystem labeled Controller in
figure 26 is illustrated in figure 28. The input values are the direct and quadrature
voltage and current measured on the grid side. These values are compared to set
values and are regulated with a dedicated PI-controller. Furthermore is the dc
busbar voltage measured and compared to a set value, feeding a PI-controller. The
PI-controllers proportional and integration constants are given by table 7. The
initial conditions are used by the integrator term in the PI-controller. To acquire
the initial conditions were experimental simulation used. Measured values in front
of each summation block referred to each PI-controller were conducted and hence
the initial value was chosen. The proportional and integral constants were chosen
by experimental simulation with trial and error. As briefly discussed in section
4.1, two methods for the tuning process according to standard rules are available.
Nevertheless, these methods can only be used as broad indicators.
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Figure 28: Controller subsystem regulating the PF and the dc busbar voltage ac-
cording to desired values. Two inner current controllers are used for the
quadrature and direct current. One outer voltage controller is used for
the dc busbar voltage.
Table 7: Parameters for the outer voltage controller and the two inner current con-
trollers.
Controller Proportional constant Integral constant Initial conditions
Voltage vd c 0.65 65 0
Current id 150 20 296.37
Current iq 150 20 -1.3
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5.1.3 SVPWM subsystem
The SVPWM subsystem is labeled SVPWM in figure 26 and is build up by several
subsystem as shown in figure 29. The SVPWM system are according to the theory
explained in section 3.3.2. The controller circuit outputs and hence the inputs for
the SVPWM subsystem, are the decomposed components of the space vector. The
modulus and argument of the space vector are calculated respectively in the Vref
and gamma subsystem according to the Matlab script in figure 30a and 30b.
Figure 29: The SVPWM subsystem are made up by six subsystem to generate six
switching signals to the IGBTs.
14.04.18 14:53 Block: Switch_mode_converter3101/.../Vref 1 of 1




(a) Calculation of the modulus generated by the controller cir-
cuit.
14.04.18 14:55 Block: Switch_mode_converter3101.../gamma 1 of 1






(b) Calculation of the argument generated by the controller cir-
cuit.
Figure 30: Calculation of the space vector according to the decomposed space vec-
tor from the controller circuit.
After the calculation of the argument and modulus, determines the sector selection
subsystem which sector the space vector is located in. The Matlab script is shown
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14.04.18 14:56 Block: Switch_mode_co.../Sector selection 1 of 1
function k  = Sector(gamma)
k=0;
if(gamma>0)&(gamma<=pi/3)
    k=1;
end;
if(gamma>pi/3)&(gamma<=2*pi/3)
    k=2;
end;    
if(gamma>2*pi/3)&(gamma<=pi)
    k=3;
end;
if(gamma<=0)&(gamma>-pi/3)
    k=6;
end;   
if(gamma<=-pi/3)&(gamma>-2*pi/3)
    k=5;
end;
if(gamma<=-2*pi/3)&(gamma>-pi)




Figure 31: The sector selection subsystem determines which sector the space vec-
tor is located by an if else code.
in figure 31. It determines the sector by an if else code and the sectors are sepa-
rated by 60°. The Angle subsystem have both the sector k and the argument of
the space vector as inputs. According to what sector the space vector is located in,
calculates the if else statement in figure 32 the angle Gamma to be between 0-60°.
The Dwell time subsystem calculates the modulation index m and the dwell time.
Furthermore the dwell time of the two adjacent boundary vectors and the zero vec-
tor are calculated according to equation 3.72, 3.73 and 3.79. The same expression
is shown in figure 33. The Duty cycle subsystem calculates the switching times for
the upper arm of each IGBT half bridge. The outputs are called S1,S2 and S3. The
equations used in figure 34 are given by table 5. The if else statement determines
which sector the space vector is located according to the input k from the sector
selection subsystem. The output S1, S2 and S3 are then multiplied according to
the sampling time Ts to get a signal between zero and one. The control signals are
compared to a sawtooth carrier wave signal with a frequency equal to 5kHz, which
oscillates between zero and one. When the control signal is greater or equal to the
carrier wave, is a high digital output signal generated which triggers the IGBTs S+a ,
S+b and S
+
c . The lower arms of each IGBT half bridges have a complementary digital
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14.04.18 14:57 Block: Switch_mode_converter3101.../Angle 1 of 1
function Gamma  = Angle(gamma,k)
Gamma=0;
if(k==1)
    Gamma=gamma;
end;
if(k==2)
    Gamma=gamma-pi/3;
end;
if(k==3)
    Gamma=gamma-2*pi/3;
end;
if(k==6)
    Gamma=pi/3+gamma;
end;
if(k==5)
    Gamma=2*pi/3+gamma;
end;
if(k==4)




 Figure 32: The inputs for the angle subsystem are the sector k and the modulus of
the space vector. Calculation of the angle Gamma are according to the
if else statement, where the angle is between 0-60°.
14.04.18 14:56 Block: Switch_mode_converte.../Dwell-time 1 of 1








Figure 33: Determination of the dwell time for the two adjacent boundary vectors
and the zero vector. The vector summation of the three vectors equals
the space vector.
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14.04.18 14:54 Block: Switch_mode_converte.../Duty_cycle 1 of 1





    S1=T1+T2+T0/2;
    S3=T2+T0/2;
    S5=T0/2;
end;
if(k==2)
    S1=T1+T0/2;
    S3=T1+T2+T0/2;
    S5=T0/2;
end;
if(k==3)
    S1=T0/2;
    S3=T1+T2+T0/2;
    S5=T2+T0/2;
end;
if(k==4)
    S1=T0/2;
    S3=T1+T0/2;
    S5=T1+T2+T0/2;
end;
if(k==5)
    S1=T2+T0/2;
    S3=T0/2;
    S5=T1+T2+T0/2;
end;
if(k==6)
    S1=T1+T2+T0/2;
    S3=T0/2;
    S5=T1+T0/2;
end;
 
Figure 34: Calculation of the switching time for the upper arm in each IGBT half
bridge. The outputs S1, S2 and S3 sends a digital signal to the gate of






signal and are in compliance with table 5. A typical control and carrier wave signal
generated by the SVPWM are illustrated in figure 35a. The generated digital output
for the half bridge in phase a is shown in figure 35b.
5.1.4 Power factor subsystem
The power factor subsystem in figure 26 is illustrated in figure 36. The two inputs
are the phase voltages and currents measured at the grid side. In this particular
subsystem, the P F for phase a is calculated. The same calculation method is valid
for phase b and c and yields the same results.
Figure 36: Subsystem for the power factor calculation. Only the result for phase a
is shown.
The first step to calculate the PF is to rearrange equation 3.6, yielding
T H D 2i =










1+T H D 2i




1+T H D 2i
·D P F (5.2)
As shown in figure 36 the T H Di is first calculated and then scaled. The cosine
between the phase angle difference regards to voltage and current yields the D P F .
The product of the aforementioned discussion yields the PF.
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(a) The three control signals are phase shifted from each
other by 120°. The carrier signal has the same frequency
as the fundamental frequency from the utility grid. The
carrier wave has a frequency according to the switching
frequency to the IGBTs.


























(b) When the control signal is larger or equal than the car-
rier wave, generates the SVPWM a high digital output
to the upper arm S+a of the IGBT bridge. The lower arm
S−a receives a complementary digital signal referred to
the upper arm.
Figure 35: Typical control and carrier wave signals generated by the SVPWM. The
digital outputs for phase a are shown in figure 35b.
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5.1.5 Results
The VOC AFE rectifier is simulated under various load conditions. Loads between
50% to 125% of nominal load is simulated and the dc busbar voltage is shown in
figure 37a. The desired voltage is 340V and is marked by a red solid line. The actual
value is the solid blue line. When the simulation start there is a 4V voltage drop
before the controller circuit regulates up the dc busbar voltage to desired value. The
load changes every 0.2 seconds and hence a voltage drop occurs at these instances.
Under nominal load the voltage ripple is 0.13V and is 0.04% of nominal dc voltage.
In figure 37b the dc current is shown in a solid blue line. Also here it can be seen that
the load changes as a step every 0.2 seconds and hence the current increases. The
current ripple is 2mA under nominal load conditions and is 0.022% of the nominal
dc current.
The current drawn from the utility grid should be in phase with the voltage and have
a low T H Di . As illustrated in figure 38, both the phase voltage and phase current
are in phase. Only the results for phase a is shown but the same results apply also
for phase b and c . The phase current is enhanced by a factor nine for readability.
The Bode plot for the attenuation of high order switching components influencing
the grid is illustrated in figure 39. The Bode plot is based on the admittance transfer
function in equation 4.26. The L-filter is a first order filter with an attenuation factor
of minus 20dB/decade.
The T H Di in phase a is illustrated in figure 40a-40d. The harmonic order axis is
normalized in regards to the 50Hz fundamental frequency. The harmonic compo-
nents are low under all load conditions and hence the fundamental component is
dominant. From figure 38 and 40 it can bee seen that the PF is approximated unity
under all simulated load conditions.
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(a) DC busbar voltage as a function of simulation time. Every 0.2 seconds the load increases
and thus a voltage drop occurs at these instances.
Time














(b) DC current as a function of simulation time. Every 0.2 seconds the load increases and
thus the dc current increases according to the load.
Figure 37: Simulated dc voltages and dc current under load conditions from 50%
to 125% of nominal load.
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Figure 38: Waveforms for the grid phase voltage and the grid phase current in
phase a . Note that the phase voltage and phase current are in phase
and have almost no harmonic components. The phase current is en-






























Figure 39: Bode plot for the admittance transfer function given by equation
4.26. The L-filter is a first order filter with an attenuation of minus
20dB/decade.
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Fundamental (50Hz) = 5.58 , THD= 5.24%






















(a) T H Di for phase a under 50% load condition.
Fundamental (50Hz) = 8.364 , THD= 3.50%

























(b) T H Di for phase a under 75% load condition.
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Fundamental (50Hz) = 11.15 , THD= 2.64%






















(c) T H Di for phase a under nominal load condition.
Fundamental (50Hz) = 13.93 , THD= 2.12%





















(d) T H Di for phase a under 125% load condition.
Figure 40: T H Di under load conditions from 50% to 125% of nominal load. The
harmonic order axis is normalized regards to the fundamental frequency.
Only phase a is shown, but similar results applies for phase b and c .
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5.1.6 Grid calculations
The harmonic voltage components injected into the ac source at the PCC were
discussed in section 3.1. Grid parameters given by BKK in table 1 defines the ca-
pacity of the grid at the PCC. Calculating the grid short circuit capacity Is c and the
grid resistance Rs and reactance X s from respectively equation 3.16, 3.11 and 3.12,
yields the grid data presented in table 8.
Table 8: Short circuit capacity, resistive and reactive components of the grid
impedance at the different ferry terminals.
Ferry terminal Is c [A] Rs [Ω] X s [Ω]
Leirvåg 3017.97 1.7677 3.8195
Sløvåg 1522.11 3.3379 7.6482
Fedje 892.27 11.3882 8.412
Sævrøy 879.15 10.9803 9.3899
Krokeide 1627.08 2.42 3.0625
Hatvik 2283.16 2.6703 4.8804
Haljem 2624.32 2.0812 4.3697
The grid data affects the harmonic voltage components at the PCC which is ex-
pressed by equation 3.17 and is rearranged for clarity




The 3kW simulated load at a line voltage of 220V does not yield any interesting
result in regards to %VhP C C and T H Dv . The simulation parameters are not in com-
pliance with realistic values in regards to the power ratings between 1 to 10MW.
It can be seen from equation 5.3 that VhP C C would be approximative zero due to
the high short circuit capacity Is c presented in table 8. Therefore scaling the VOC
rectifier up to the range between 1 to 10MW yields a more realistic result in regards
to harmonic voltage components at the PCC.
The simulation of a full range VOC AFE rectifier have however not been conducted
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due to a lack of time. An approach to calculate reasonable harmonic voltage com-
ponents at PCC, is to scale Ih with the increasing load current I
′
l o a d . This linear
relation is a simplification but gives a good indication if the harmonic voltage com-
ponents injected to the utility grid, are in compliance with the values described by
BKK in table 2. The simulation results in regards to Ih and T H Di in section 5.1.5
have therefore been reused. Only the calculation under nominal load conditions
have been assumed and thus the current components in figure 40c have been used.
A study conducted by DNV GL [12] defines a charging capacity to be 3683kW be-
tween the ferry crossing Leirvåg and Sløvåg. The same power requirement has
been assumed for all ferry terminals for simplicity. The line voltage VL L at the PCC
are in compliance with the values in table 1 (22kV or 11kV) for the different ferry
terminals. Furthermore UPF has also been assumed. The load current drawn from
the utility grid is given by







The factor in regards to the load current is expressed as
kl o a d =
I ′l o a d
Il o a d
(5.6)
(5.7)
Il o a d is the grid rms current under nominal load conditions and is taken from figure







Table 9: Parameters for calculating %VhP C C at the different ferry terminals. Note
that only Krokeide differs from the other ferry terminals due to line voltage
at 11kV.
Ferry terminal I ′l o a d [A] kl o a d [] Vs [V]
Leirvåg 96.7 12.3 12701.7
Sløvåg 96.7 12.3 12701.7
Fedje 96.7 12.3 12701.7
Sævrøy 96.7 12.3 12701.7
Krokeide 193.3 24.5 6530.8
Hatvik 96.7 12.3 12701.7
Haljem 96.7 12.3 12701.7
The new harmonic current components are now assumed to be
I ′h = Ih ·kl o a d (5.10)
(5.11)
The scaled individual harmonic voltage components is expressed as




Parameters for calculating %VhP C C at the different ferry terminals are based on the
aforementioned discussion and are shown in table 9. Extracting each individual
harmonic current component from the simulation in section 5.1.5 under nominal
load and scaling it by the aforementioned discussion, yields the V ′hP C C at the PCC
for the ferry terminals. T H Dv is calculated by equation 3.18. Figure 41a to 41g
shows the V ′hP C C for the ferry terminals up to the 40th harmonic. T H Dv is shown at
the top of each figure and is limited to the 40th harmonic due to the definition in
supply safety regulation [4]. Figure 42 compares the harmonic voltage components
between each ferry terminal to the requirements defined by BKK in table 2. Note
that figure 42 shall be read as the difference between the upper and lower value
for the respective ferry terminal at the y-axis. The three-phase power loss over the
L-filter is calculated to 70.44kW in appendix C.
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Sløvåg ferry terminal, THD
v
=0.22%






















(a) Harmonic voltage components %V ′hP C C and T H Dv for Sløvåg ferry terminal.
Leirvåg ferry terminal, THD
v
=0.11%






















(b) Harmonic components %V ′hP C C and T H Dv for Leirvåg ferry terminal.
Fedje ferry terminal, THD
v
=0.37%




















(c) Harmonic voltage components %V ′hP C C and T H Dv for Fedje ferry terminal.
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Sævrøy ferry terminal, THD
v
=0.37%




















(d) Harmonic voltage components %V ′hP C C and T H Dv for Sævrøy ferry terminal.
Krokeide ferry terminal, THD
v
=0.41%




















(e) Harmonic voltage components %V ′hP C C and T H Dv for Krokeide ferry terminal.
Hatvik ferry terminal, THD
v
=0.15%
























(f ) Harmonic voltage components %V ′hP C C and T H Dv for Hatvik ferry terminal.
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Haljem ferry terminal, THD
v
=0.13%























(g) Harmonic voltage components %V ′hP C C and T H Dv for Haljem ferry terminal.
Figure 41: Individual harmonic voltage components %V ′hP C C and T H Dv for the
ferry terminals in table 1. Grid parameters from table 8 and the har-
monic current components under nominal load conditions were used
for the calculations.






























Figure 42: Comparison of the harmonic voltage components for the different ferry
terminals and the requirements from BKK. Note that the figure shall
be read as the difference between the upper and lower value for the
respective ferry terminal at the y-axis.
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5.2 VOC AFE rectifier with LCL-filter
The simulation scheme for the VOC AFE rectifier with LCL-filter is illustrated in fig-
ure 43. The main circuit is according to figure 23. Under nominal load conditions
are the parameters as described in table 10. Parameters for the PI-controllers are
given in table 11. Different load conditions were connected on the dc busbar. Start-
ing on 50%, 75%, 100% of nominal load up to 125%. Load changes are simulated as
a step every 0.2 seconds, starting from 0.2 to 0.6 seconds. The subsystems explained
in section 5.1.1 to 5.1.4 are also valid in this section. As a result for introducing the
LCL-filter, will the quadrature current iq differs from zero and from equation 4.34,
yields 0.1994A. This setpoint is configured in the controller subsystem.
Figure 43: Simulation scheme for the VOC AFE rectifier with LCL-filter in Simulink.
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Table 10: Parameters for the VOC AFE rectifier with LCL-filter
Parameter Value Unit
Inductor L1 3.4 mH
Inductor L2 1.8 mH
Capacitor C f 5.0 µF
Resistor Rd 6.0 Ω
Capacitor Cd 1500 µF
Resistor Rl o a d 38.5333 Ω
DC bus voltage Vd c 340 V
Grid line voltage VL LR M S 220 V
Grid frequency f 50 Hz
Switching frequency fs w 5.0 kHz
Sampling time Ts 1.0 µs
Table 11: Parameters for the outer voltage controller and the two inner current
controllers.
Controller Proportional constant Integral constant Initial conditions
Voltage vd c 0.65 65 0
Current id 150 20 -295.8
Current iq 150 20 -28.708
5.2.1 Results
The dc busbar voltage is shown in figure 44a. The red solid line is the reference value
and the solid blue line is the measured dc busbar voltage. Under load changes is
the voltage drop approximated 3V. The steady state voltage error peak to peak is
0.11V under nominal load conditions. This is 0.03% of nominal dc voltage. Figure
44b shows the dc busbar current under the same load conditions as mentioned
before. The steady state current error is approximated 0.8 mA under nominal load.
Figure 45 shows the grid phase voltage and the grid phase current. As seen the
voltage and current are in phase under all load conditions. For readability the
phase current is scaled by a factor of nine. Only phase a is shown but the same
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(a) Waveform for the dc busbar voltage. Note that the load increases at time 0.2,0.4 and 0.6
and hence a voltage drop is measured. Steady state voltage error is 1%.














(b) Waveform for the dc busbar load current. Note that the load increases at time 0.2,0.4
and 0.6 and hence the current increases.
Figure 44: Simulated dc voltages and dc current under load conditions from 50%
to 125% of nominal load.
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Figure 45: Waveforms for the grid phase voltage and the grid phase current in
phase a . Note that the phase voltage and phase current are in phase
and have almost no harmonic components. The phase current is en-
hanced by a factor nine for readability.
result applies for phase b and c . The Bode plot for the attenuation of high order
switching components influencing the grid is illustrated in 46. It can be seen from
the plot that the LCL-filter behaves as a L-filter in the low frequency region. Here the
attenuation is minus 20dB/decade. In the high frequency region has the filter an
attenuation factor of minus 60dB/decade. The THD measured in the phase current
from the utility grid is shown in figure 47a-47d. Under nominal load the T H Di is
approximated 2% and 1.6% under 125% of nominal load. Only phase a is shown
but the same results applies to phase b and c . From the foregoing discussion it can

































Figure 46: Bode plot for the the admittance transfer function given by equation
4.52. Note that the LCL-filter behaves like a first order filter in the
low frequency region with minus 20dB/decade attenuation. In the
high frequency region has the LCL-filter an attenuation factor of minus
60dB/decade.
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Fundamental (50Hz) = 5.595 , THD= 3.99%





















(a) T H Di for phase a under 50% load condition.
Fundamental (50Hz) = 8.378 , THD= 2.67%



















(b) T H Di for phase a under 75% load condition.
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Fundamental (50Hz) = 11.16 , THD= 2.01%























(c) T H Di for phase a under nominal load condition.
Fundamental (50Hz) = 13.96 , THD= 1.63%





















(d) T H Di for phase a under 125% load condition.
Figure 47: T H Di under load conditions from 50% to 125% of nominal load. The
harmonic order axis is normalized regards to the fundamental frequency.
Only phase a is shown, but similar results applies for phase b and c .
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5.2.2 Grid calculations
The harmonic voltage components are calculated with the same assumptions as
in section 5.1.6. The only difference is that the current components used in the
calculation comes from figure 47c. Figure 48a to 48g shows the %V ′hP C C for the ferry
terminals up to the 40th harmonic. T H Dv is shown at the top of each figure. Figure
49 compares the harmonic voltage components between each ferry terminal to the
requirements defined by BKK in table 2. The three-phase power loss over the LCL-
filter is calculated to 45.8kW in appendix C.
Sløvåg ferry terminal, THD
V
=0.95%

























(a) Harmonic voltage components %V ′hP C C and T H Dv for Sløvåg ferry terminal.
Leirvåg ferry terminal THD
v
=0.48%




















(b) Harmonic components %V ′hP C C and T H Dv for Leirvåg ferry terminal.
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Fedje ferry terminal, THD
v
=1.62%
























(c) Harmonic voltage components %V ′hP C C and T H Dv for Fedje ferry terminal.
Sævrøy ferry terminal, THD
v
=1.65%
























(d) Harmonic voltage components %V ′hP C C and T H Dv for Sævrøy ferry terminal.
Krokeide ferry terminal, THD
v
=1.78%

























(e) Harmonic voltage components %V ′hP C C and T H Dv for Krokeide ferry terminal.
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Hatvik ferry terminal, THD
v
=0.64%






















(f ) Harmonic voltage components %V ′hP C C and T H Dv for Hatvik ferry terminal.
Haljem ferry terminal, THD
v
=0.55%





















(g) Harmonic voltage components %V ′hP C C and T H Dv for Haljem ferry terminal.
Figure 48: Individual harmonic voltage components %V ′hP C C and T H Dv for the
ferry terminals in table 1. Grid parameters from table 8 and the har-























Figure 49: Comparison of the harmonic voltage components for the different ferry
terminals and the requirements from BKK. Note that the figure shall
be read as the difference between the upper and lower value for the
respective ferry terminal at the y-axis.
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6 Laboratory model
The realization of a scaled model is based on the VOC AFE rectifier discussed in
section 4.1 and simulated in section 5.1. The reason for choosing the VOC AFE rec-
tifier with L-filter instead of LCL-filter, is because of simplicity regarding available
components in the laboratory. This is also the reason the maximum output power
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Figure 50: Block scheme of the laboratory model for the VOC AFE rectifier.
The VOC AFE rectifier system is fed by a YNd1 coupled transformer. The trans-
former’s primary side is connected to a TN-S 3x400V system and the secondary
side is transformed to 3x230V. Measured line voltages, line currents and dc compo-
nents are fed to an analog to digital converter (ADC) located on the digital signal
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Table 12: Parameters for the VOC AFE laboratory model.
Parameter Value Unit
Inductor L 10.0 mH
Capacitor Cd 1525 µF
Resistor Rl o a d 38.5333 Ω
DC bus voltage Vd c 340 V
Grid line voltage VL LR M S 230 V
Grid frequency f 50 Hz
Switching frequency fs w 5.0 kHz
Sampling time Ts 100 µs
controller (DSC). The PWM signals generated by the digital to analog converter
(DAC) is fed to the IGBT driver cards, which are responsible for generating digital
switching signals to the IGBTs. The DSC card is connected to a computer which
loads the C-code to the target. Code generation from Simulink is used and then
loaded to Code Composer Studio (CCS). Parameters for the components in the lab-
oratory model are shown in table 12. The inductors and capacitors values deviates
from the values in table 6 because of limited available equipment in the laboratory.
6.1 IGBT loss calculation and cooling demand
Three IGBT half bridges are used in the laboratory model in figure 50. The IGBTs
used are the SKM100GB12T4 from Semikron. From the datasheet [31] the maxi-
mum collector emitter voltage is 1200V and the maximum continuous collector
current is 100A. This is more than enough for the 3kW connected load. The IGBT
half bridges are mounted on a heat sink to avoid thermal runaway. Therefore the to-
tal power losses must be calculated. The total power losses in the IGBT half bridges
can be divided into conduction and switching losses in the transistors and the con-
duction and switching losses in the freewheeling diodes. Blocking and driver losses
are omitted because they account only for a small part of the total losses [32]. Total
losses for the transistors yields
Pt o t (T ) = Pc o nd (T )+Po n +Po f f (6.1)
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The average conduction losses are given by






VC E IC E d t (6.2)
The switching losses are the sum of the turn off and turn on losses and are given by
[33]








VC E IC E d t (6.3)
The integration times t1 − t4 are explained in the standard IEC 60747-9. Starting
with the turn on integration times where t1 is the time when VG E (o n ) is 10% of its
nominal value (1.5V) and t2 is the time when the collector current ic is 10% of the
nominal load current. The turn off integration times where t3 is when VG E (o n ) is 90%
of its nominal value (13.5V) and t4 is the time when ic is 2% of the nominal load
current. It can be seen that the conduction losses are dependent on the duty cycle
and the switching losses are dependent of the switching frequency. Other factors
like junction temperature, dc bus voltage and load type also effects the losses but
are not discussed further.
The total losses for the freewheeling diode is expressed as
Pt o t (D ) = Pc o nd (D )+Pr r (6.4)
The conduction losses for the diode is given by




VF IF d t (6.5)
When the freewheeling diode is turned off it generates switching losses and is called
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reverse recovery losses. It is expressed by [33]




VF IF d t (6.6)
The integration times t5 − t6 are explained in the standard IEC 60747-2. t5 is the
time when the diode reverse current IF reach the zero crossing and t6 is the time
when IF is 2% of the maximum reverse recovery current Ir r m .
The power loss calculation for the IGBTs in the VOC AFE rectifier can be simplified
where transistors and diode switching times are omitted. Further are linear modu-
lation and constant junction temperature assumed. From [32] are the losses for a
CB-PWM converter explained and equation 6.7 and 6.11-6.13 are derived. The VOC
rectifier uses SVPWM and thus omit selected switching operations. It implies that
the switching looses will be lower regards to CB-PWM and hence the calculated
switching losses below are conservative. However it gives a good indication for the
power losses in the IGBTs half bridges. The conduction losses for each transistor is
given by
















rC E (Tj )I
2
ma x (6.7)
VC E 0 is the withstand voltage between collector and emitter when the load current
is zero and hence the gate are open. From the data sheet [31], are VC E 0 0.7V and rC E
equals 15mΩwhen the junction temperature Tj is 150
◦C. The modulation index m


















Under nominal load conditions with UPF
m =








and thus the conduction losses for the transistors yields (cosφ =−1 due to defini-
tion in [32])

















Pc o nd (T ) = 0.7376W
The switching losses for each transistor is expressed by
















The energy associated with turning the transistors on and off are represented by
the Eo n+o f f and are given in the data sheet [31]. VC C are the supply voltage and
T Cs w is a temperature coefficient of the switching losses. Given nominal load the
switching losses per transistor yields










[1+0.003 (150 ◦C−25 ◦C)] (6.12)
Ps w (T ) = 2.8067W
The conduction losses per freewheeling diode is given by



















VF 0 is the withstand voltage over the freewheeling diode under blocking stage and
rF is the equivalent resistance. From equation 6.13 and parameters from the data
sheet [31]
















12.5 ·10−3 ·10.652 (6.14)
Pc o nd (D ) = 2.6211W
The reverse recovery or switching losses per freewheeling diode are expressed as

















Er r is the energy associated with the stored charge that must be discharged before
the freewheeling diode blocks the reverse voltage. T CEr r is a temperature coeffi-
cient of the switching losses.










[1+0.006 (150 ◦C−25 ◦C)]
(6.16)
Ps w (D ) = 3.5021W
The total losses per transistor, freewheeling diode and IGBT module are given by
Pt o t (T ) = Pc o nd (T )+Ps w (T ) = 3.5443W (6.17)
Pt o t (D ) = Pc o nd (D )+Ps w (D ) = 6.1232W (6.18)
Pt o t (M ) = 2 ·
 
Pt o t (T )+Pt o t (D )

= 19.3350W (6.19)
The total losses with n = 3 modules are given by
Pt o t = n ·Pt o t (M ) = 3 ·19.3350 (6.20)
Pt o t = 58.0047W





To ensure that the IGBT modules are not overheated it is necessary to calculate
the operating temperature under nominal load. The power losses were calculated
under maximum junction temperature of 150◦C. This is a conservative assumption
and will validate that the IGBT modules will not suffer from thermal runaway. The
junction temperature is expressed by
Tj = Pt o t ·Re q ( j−a )+Ta (6.22)
where Ta is the ambient temperature and Re q ( j−a ) is the thermal resistance from the
IGBT modules to the surrounding air. Each IGBT module can be modulated by four
power sources corresponding to switching and conduction losses in the upper and
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lower transistor and freewheeling diode. The common baseplate is represented
by a thermal resistance in series with the parallel branches [34]. The foregoing
discussion is illustrated in figure 51. The equivalent thermal resistance in each
PT O P (T )
Rt h ( j−c )T
PT O P (D )
Rt h ( j−c )D
PB OT (T )
Rt h ( j−c )T
PB OT (D )
Rt h ( j−c )D
Rt h (c−s )
Figure 51: Calculation of thermal resistance per IGBT module. Adapted from [34].
module is calculated by
Rt h ( j−s )M =

2
Rt h ( j−c )T
+
2
Rt h ( j−c )D
−1
+Rt h (c−s ) (6.23)















where Rt h ( j−c ) is the thermal resistance between the junction to the baseplate of
the IGBT and Rt h (c−s ) is the thermal resistance between the IGBT baseplate and the
heat sink.
Pt o t (M )
Rt h ( j−s )M
Pt o t (M )
Rt h ( j−s )M
Pt o t (M )
Rt h ( j−s )M
Rt h (s−a )
Figure 52: Calculation of the equivalent thermal resistance from the three IGBT
modules to a common heat sink to ambient room temperature. Adapted
from [32].
The thermal resistance between the junction of the IGBTs to the heat sink Rt h ( j−s )M
for each module were calculated in equation 6.23 and all three IGBT module are
connected to the same heat sink as shown in figure 52. The heat sink is illustrated
in figure 53 were the length l = 18cm, the width w = 12.5cm and the height h =
13.5cm. The thermal resistance from the heat sink to the surrounding air are given
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Figure 53: Heat sink used for the IGBT modules.
by a radiative and convective component. The later is expressed as [14]
Rt hc o n v =
1
1.34 · Fr e d ·Ac o n v







where Fr e d is a reduction factor related to reduced effect of convection due to the
spacing ds between the cooling fins (ds = 9mm). dv e r t is the vertical height of the
heat sink. The approximate effective value of the exposed area to convection is
given by
Ac o n v = 16 ·0.18 · (0.135−0.02−0.018) = 0.2794m2 (6.25)
It is assumed that there are only horizontal cooling fins (eight cooling fins) in full
length and width of the heat sink body. The reduction factor are given in [14] and
hence










The radiative thermal resistance is expressed as




and the heat transfer given by radiation is given by [14]








where the emissivity E is typically 0.06 for rough aluminum finish [35]. Combining
equation 6.27 into 6.28 with the E = 0.06 yields












The outer surface area is given by
A = 2 ·0.18 ·0.135+2 ·0.1352 = 0.0851m2 (6.30)
and thus













Rt hc o nd = 11.45
◦C/W
The effect of convection and radiation yields
Rt h (s−a ) =

1
Rt hc o nd
+
1
Rt hr a d
−1
(6.32)









From equation 6.20,6.22,6.23 and 6.32, yields the resulting junction temperature
Tj = 58.0047 (0.1264+0.5443) +25= 63.9056
◦C (6.33)
The maximum continuous operation temperature of the junction should be below
125 ◦C [32]. Hence a maximum junction temperature of 63.9056 ◦C under nominal
load causes no risk of thermal runaway.
6.2 IGBT driver card
The IGBT driver card shown in figure 54 has several functions. Some are briefly
presented [36]
1. Interlock function that prevent two IGBTs on each half bridge to switch on
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Figure 54: Driver card SKHI 23/12 (R) from Semikron. Digital input signal on the
left from the DSC card and digital output signal on the right to a IGBT
half bridge.
at the same time. Therefore adjustable dead time is available. By default the
dead time τd is 10µs.
2. Error memory which prevents the transmission of turn-on signal to the IGBTs
if a short circuit is detected or the supply voltage Vs to the driver card is under
13V.
3. Galvanic separation from the main circuit.
4. Output buffer providing correct current to the gate of the IGBTs.
There are three IGBT driver cards. One for each IGBT half bridge. The supply
voltage for each card is 15V and the digital input voltage from the DSC card is 0-3V.
Therefore a soldering between pin J1 and K1 has been done to have an input voltage
range between 0-5V. High switching signal yields minimum 2.4V and low switching
signal yields maximum 0.5V. If a signal is generated from the error memory it sends
a logical high signal to the DSC card by default. Since the Trip-Zone (TZ) on the DSC
card require a logical low signal under a short circuit event are the pin J2 and K2
bridged. Thus the error memory uses digital low logic. To realize correct switching
speed of the IGBTs and short circuit monitoring, have the resistances RG o n and
RG o f f to be 15Ω. The standard value mounted on the driver card, Rx =22Ω. It
is therefore possible to solder additional parallel resistance between pin J8 to K8
(RG o n ) and pin J9 to K9 (RG o f f ) for the upper IGBT. This is also true for the lower
IGBT in the half bridge and hence pin J15 to K15 and J16 to K17 must be bridged
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with an external resistor R which is given by





RG o n Rx






The digital signal controller card is a microprocessor with a digital signal processor
(DSP) as a core unit. Additional peripherals and memory in a single unit complete
the DSC card. The DSP used in this project are the TMS320F28335 from Texas
Instrument and the DSC card eZdsp are delivered by Spectrum digital. Figure 55
gives an overview of the DSC card and on the lower right corner are the 16 analog
inputs.
Figure 55: Overview of the eZdsp F28335 digital signal controller card.
The analog voltage and current signals from figure 50 feds the ADC on the DSC
card. There are 16 analog inputs and two sequencers, working either in cascade
or separately. The analog inputs can be divided into two channels of eight inputs
with a dedicated multiplexer (MUX) and a sample and hold (S/H) block. Each
channel starts the ADC with a start of conversion (SOC) signal from e.g the ePWM
block (enhanced). The signal (voltage or current) selected by the sequencer is
kept constant under the S/H acquisition window and then converted and stored
in a register. The 12 bit ADC core have conversion time of 12.5MHz or 6.25MSPS
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(Million samples per second). The digital value is derived by [37]
Va na l o g < 0V Vd i g i t a l = 0 (6.35)
0V <Va na l o g < 3V Vd i g i t a l = 4096 ·
Va na l o g −AD C LO
3
(6.36)
Va na l o g ≥ 3V Vd i g i t a l = 4095 (6.37)
where AD C LO represent ground on the ADC module. The inputs to the analog
channels are labeled ADCINx0 to ADCINx7, where x is either channel A or B. The
digital value after ADC are stored in a result register labeled ADCRESULT1 to AD-
CRESULT16.
The ePWM peripheral perform DAC and are located at the P8 connector in the
lower middle in figure 55. There are three available channels. One channel is la-
beled ePWMyx, where y is either 1,2 or 3 and x is either A or B. Each channel has a
complementary signal and thus EPWM1A is the opposite of ePWM1B. The ePWM
block is divided into several submodules and will be briefly discussed [38].
The Time-Base (TB) submodule configures the frequency and waveform of the car-
rier wave signal for the SVPWM. The clock time from the CPU is labeled TS Y SC L K OU T
and can be scaled down according to
TT B LC K = TS Y SC L K OU T ·C L K D I V ·H SP C L K D I V (6.38)
where C L K D I V and H SP C L K D I V are prescaler bits to reduce the input fre-
quency. TT B C L K is the rate at which the time based counter increments or decre-
ments. The CPU clock frequency is expressed as
TS Y SC L K OU T =
1
fS Y SC L K OU T
(6.39)
and the generated carrier wave signal period and frequency is given by
TP W M = 2 ·T B P R D ·TT B LC K (6.40)





The time based counter selected is an up and down counter, to generate a sym-
metrical triangular waveform. T B P R D is the TB period register and combining
equation 6.38-6.41 yields
T B P R D =
1
2
fS Y SC L K OU T
fP W M ·C L K D I V ·H SP C L K D I V
(6.42)
The CPU clock frequency is known from [39] and selecting the prescaler to one
relative to the CPU frequency yields




5 ·103 ·1 ·1
= 15 ·103 (6.43)
There are three ePWM modules used in the VOC AFE rectifier application. It is
therefore necessary to have a phase shift of 120° between each ePWM channel.
The phase shift is represented by
T B P H S =
T B P R D
n
(m −1) (6.44)
where n is the number of phases and m is the ePWM module number. ePWM1x
is the master module and ePWM2x and ePWM3x is the slave modules with respec-
tively T B P H S = 5000 and T B P H S = 10 ·103.
The Counter-Compare (CC) submodule takes the values in the TBCTR register and
compares them with counter-compare A and B register (CMPA and CMPB). CMPA
is the control signal generated by the SVPWM block and CMPB is the complemen-
tary control signal referred to CMPA . When CMPA is equal to the carrier wave
signal, a logical high digital signal is loaded in the CMPCTL register. The Action-
Qualifier (AQ) submodule takes the digital values from the CMPCTL register and
generates switching signals to the IGBT driver cards according to user defined set-
ting. In this case when the TBCTR is incrementing and CMPA is equal the carrier
wave then a logical low is loaded in the AQCTLA register. When TBCTR is decre-
menting and CMPA is equal the carrier wave then a logical high is loaded in the
AQCTLA register. The values from AQCTLA register are then sent to GPIO MUX and
to the IGBT driver cards. This is also equivalent for the CMPB and AQCTLB register.
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The Dead Band (DB) and PWM-Chopper (PC) submodule are bypassed. The DB
submodule are not necessary because it is already configured in the IGBT driver
card. The PC submodule allow a high frequency carrier signal to modulate the
switching signal generated by the AQ submodule. This feature is not needed in
the VOC rectifier application. The TZ submodule is a safety feature that forces the
ePWM module to a high impedance level if a short circuit event occurs. Each ePWM
module are configured by a one-shot-trip (OSHT), which means that the trip-zone
signals has to be manually cleared after a short circuit event. Each ePWM mod-
ule has its own trip-zone signal with logical low input signals. These trip signals
comes from the error memory pin from the IGBT driver cards. The last subsystem
is the Event trigger (ET) which specifies when the SOC event occurs for the ADC
module. In this application the SOC event is triggered by the ePWM module when
T B C T R = 0. This is to ensure synchronization between the switching and sam-
pling process. To avoid aliasing effect must the sampling frequency respect the
Nyquist Theorem
fs ≥ 2 · fma x (6.45)
where fs is the sampling frequency and fma x is the carrier wave frequency (5kHz).
6.4 Measurement cards
The eZdsp card needs 8 analog measurement signals to the ADC. On the grid side
are the line voltages va , vb and vc measured on dedicated measurement cards.
Likewise are the line currents ia , ib and ic sensed on dedicated measurement cards.
The dc voltage vd c and dc current id c on the dc busbar are also sensed on separated
measurement cards. The voltage transducer LEM LV-25-P [40] and current trans-
ducer LEM LA-100-TP [41] are used in this project. They are capable to measure
up to 500V and 100A , which is sufficient for the VOC AFE rectifier.
The input signal level on the ADC are limited to voltages between 0 and 3 volts.
It is therefore necessary to change the output signal value from the voltage and

















vo f f s e t
R6
Figure 56: Scaling and offset circuit for voltage and current transducers.
lower operation amplifier (op amp) gives an offset to the incoming signal vi n from
the voltage or current transducer. The upper op amp is a scaling circuit to assure
that the correct output voltage level is achieved. The lower circuit in figure 56 can






vn2 = vo f f s e t (6.47)
vp2 = vn2 (6.48)




Similar assumption are assumed for the upper op amp circuit and the use of nodal
analysis and voltage division yields
vi n − vp1
R3
+
vo f f s e t − vp1
R4
= 0 (6.50)





Assuming that R1 =R3 and R2 =R4 and combining equation 6.50 and 6.51 yields
vo u t =




The development of the measurement card for the line voltages is illustrated in fig-
ure 57. The power supply section is fed by a PeakTech power supply unit delivering
±15V dc. For effectively filter out both high frequency and low frequency noise, the
use of ceramic and electrolytic capacitors is used on the power supply section and
ceramic capacitor between VC C+, VC C− and signal ground [42].
Figure 57: Measurement card for the line voltages. Note that the circuit is divided
in a voltage sensing circuit, power supply circuit and a scaling and offset
circuit.
The voltage transducer LEM LV-25-P uses a hall-effect sensor to measure the poten-
tial difference at the primary side. A current proportional to the measured voltage
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The Rw i nd i ng was measured between HV+ and HV- on the LEM LV-25-P sensor and
should be subtracted to calculate the external resistor. However due to limited
available resistors the Rw i nd i ng was omitted. The nominal voltages to be measured




However to account for higher voltages, the external resistor was calculated under
a voltage Vp and nominal primary current Ipn as shown in equation 6.53. Under
maximum voltage conditions the primary current are calculated to
Ip =
Vp





In nominal conditions as explained in equation 6.54 is the primary current
Ipn =
Vn





The external resistors are divided into a series connection of two resistors to de-























It was decided to use resistors that can dissipated 5W under nominal conditions
due to available equipment in the laboratory. The primary and secondary circuits
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On the secondary side of the transducer is a measuring resistance installed for
thermal protection of the output stage. In regards to the maximum input voltage
to the ADC converter on the eZdsp card, is the measuring resistance calculated by
R3 =






The output voltage from the voltage transducer circuit is now a sinusoidal wave-
form between -3V to 3V. The offset and scaling circuit derived in section 6.4 are
used to scale and offset vo u t to vAD C , which are between 0 and 3V. To determine
the scaling resistors R4 to R7 is it assumed that the offset circuit is shorted out and
a expression for the gain










vAD Cr a ng e
vo u tr a ng e
=
3V
3V − (−3V )
= 0.5 (6.61)
The derivation of equation 6.61 are derived from appendix D. Assuming that R4 is
20kΩ and solving equation 6.61 for R5 yields 10kΩ. To determine the offset resistors
R8 and R9 in figure 57, are equation 6.52 evaluated when vAD C equal 0V and vo u t
equal -3V.
0=
−3 ·10k +Vo f f s e t ·20k
20k
(6.62)
Vo f f s e t = 1.5V
Assuming that R9 = 20kΩ and solving equation 6.49 for R8, yields 180kΩ.
6.4.2 Line currents
The development for the measurement cards for the line currents are illustrated in
figure 58.
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Figure 58: Measurement card for the grid line currents. Note that the circuit is
divided in a current sensing circuit, power supply circuit and a scaling
and offset circuit.
The amplitude value of the line currents to be measured under nominal load con-




























On the secondary side is there a measuring resistor for thermal protection of the
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output stage with a maximum value of 110Ω [41]. A measuring resistance of 100Ω
was used and therefore the output voltage is
vo u t = Isn R1 =±0.0053 ·100=±0.5325V (6.66)
The scaling and offset resistors were calculated under the same method explained
in section 6.4.1.
6.4.3 DC voltage and current
The dc voltage and current measurement card were designed in a similar fashion
as the grid voltage and current cards. However the offset circuit is not needed
and is therefore not connected to the scaling circuit. Figure 59 and 60 illustrate
respectively the dc voltage card and dc current card.
Figure 59: Measurement card for the dc voltage. Note that the scaling and offset
circuit is not connected.
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Figure 60: Measurement card for the dc current. Note that the offset circuit is not
connected.
6.5 Wiring diagram
A detailed wiring diagram based on the block scheme in figure 50 is drawn in this
section. The wiring schemes are divided in figure 61 to 63 for readability. Figure 61
shows the wiring of the measurement for the line/phase voltages (∆-connected)
and line currents. The delta connected transformer feds the L-filter reactors which
are connected to the IGBTs in figure 62. The measurement cards voltage supply are
provided by PeakTech 6075. The ±15V dc are supplied to each grid measurement
card. This is also the case for the dc voltage and dc current measurement cards in
figure 63. Figure 62 illustrates the incoming connections to the ADC on the eZdsp
card. ePWM signals are sent to each IGBT driver card and also the error output are
connected to a dedicated TZ on the eZdsp. The IGBTs are connected to the driver
cards with switching signals and VC E monitoring for short circuit detection.
Figure 63 shows the connection on the dc bus. The measured dc voltage and dc
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Figure 61: The wiring diagram shows the measurement of line voltages and line cur-
rents. The output from the L-filters are connected further to each IGBT
half bridge as shown in figure 62. The outputs from the measurement
cards are connected to the ADC in figure 62. Note that the connected
GND from the PeakTech 6075 is signal ground not system ground.
Figure 62: The wiring diagram shows the input connections to the ADC on the
eZdsp card. Digital outputs generated by the three ePWM modules are
sent to the IGBT driver cards. Note that the error signals from each driver
card are sent to a dedicated TZ on the eZdsp card. Each driver card is
connected to a IGBT half bridge as shown. Note that the pins have been
rearranged for convenience regarding cable crossings.
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Figure 63: The wiring diagram shows the connection on the dc bus. The dc outputs
from the IGBTs are labeled V+ and V- and are sent from figure 62. The
supply to the dc measurement cards are sent from figure 61. The outputs
from the dc measurement cards are sent to the eZdsp card.
current are sent to the eZdsp card. Note that the capacitors are connected in paral-
lel to achieve an equivalent value of 1525µF. The connected load has several stages
to regulate the connected load.
6.6 Programming
To program the eZdsp card there were two options that were considered. The first
one was to write the C-code manually in CCS. The advantages of this solution is
that the developer has full control over the generated C-code and troubleshooting
is manageable. The disadvantages are that the development of C-code is time con-
suming and the developer must know C-programing. The second option was to
use embedded coding in Matlab with support packages for C2000 microcontrollers
developed by Mathworks. The advantages of this solution is that the user does not
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need to know C-programming. It can also save the developing time of the code
generation considerably. The disadvantages are that troubleshooting is difficult
since the developer lacks support to control and guide the code translation process.
Due to the lack of time was it decided to try the embedded coding solution in
Matlab. The installed software for code generations are
1. Code Composer Studio version 7.4
2. controlSUITE
3. Matlab 2017b
4. TI C2000 Support from Embedded Coder
In order to check if the TI C2000 Support package is installed correctly must the
command matlabshared.supportpkg.getInstalled be written in the Matlab com-
mand window. The output on the command window should then yield Embedded




The laboratory model was not completed in time due to delays regarding comple-
tion of the YNd1 transformer and development of C-code to the DSC card. It was
therefore not possible to test the VOC AFE rectifier system in the electric power lab-
oratory and to validate simulation results to the physical model. Figure 64 shows
the developed laboratory model.
Figure 64: Physical laboratory model including the measurement cards, IGBT
driver cards, eZdsp card, inductors, capacitors, power supply and the
IGBTs mounted on a heat sink.
The supplementing laboratory equipment is a variable resistive load, the YNd1
transformer and a variable ac/dc source. Only tests for the measurement cards
were conducted. Since the YNd1 transformer was not completed in time, were a
variable ac/dc voltage source used and connected to a variable resistive load to sim-
ulate nominal conditions of the measured voltages and currents. All measurements
where conducted by a PicoScope 4824 eight channels oscilloscope. Measurement
results for the line voltage are shown in figure 65. Only line a is illustrated but the
same results yields for line b and c with its respective phase shift. Note that vi n is
the measured line voltage and vo u t is the output voltage from the transducer. vAD C
is the outgoing signal to the ADC. The delivered voltage from the SWBD located
in the electric power laboratory is highly distorted as seen in figure 65. The mea-
sured line current iLi ne is shown in figure 66. Only ac current up to maximum 8.48A
(peak) could be measured due to limitations on the variable voltage source. Similar
results yields for the line current measurement card b and c . Figure 67 shows the
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measured dc voltage. The input voltage is delivered from a six pulse diode rectifier






































Figure 65: Measured line voltage in the laboratory. The output voltage to the ADC



































































Test of dc voltage measurement card
vDC
vADC













































Figure 68: Measured dc current in the laboratory.
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7 Discussion
Rectifier systems are one of the main components in a ferry charger system. It is
therefore crucial to design a rectifier system which is reliable under different load
conditions. The dc bus voltage should adjust quickly to the set value with an as
small as possible overshoot and undershoot. Furthermore the steady state error
should be as small as possible and thus yielding a stable dc bus voltage. UPF or lead-
ing PF are desired depending on the load conditions and it is therefore paramount
that the regulators are tuned correctly. Requirements from BKK in regards to T H Dv ,
%VhP C C and voltage dips must be fulfilled if the ferry charger system are to be con-
nected to the utility grid.
The VOC rectifier with L-filter fulfills the requirement in regards to a stable dc bus
voltage. The voltage dips at the dc bus under step changes for the load are approxi-
mately 0.9% and the steady state error is 0.05% of nominal dc output voltage. UPF
under all load conditions are fulfilled and thus maximizing the power output from
the utility grid. Leading PF were not simulated and thus the STATCOM function-
ality were not developed due to a lack of time. Harmonic current components Ih
and T H Di are small under all load conditions and the largest Ih under 50% load is
0.69% and T H Di is 5.24%. Simulation of the VOC AFE rectifier were based on a 3kW
load. This was conducted to compare simulation results to the laboratory model.
Because of the small load current are the calculated %VhP C C and T H Dv approxi-
mately zero at the PCC for all ferry terminals. The short circuit capacity Is c is large
compared to the load current and hence the harmonic voltage components yields
unrealistic low results. Due to the aforementioned discussion, where the harmonic
voltages calculated under a full scale load of 3683kW. The maximum T H Dv were
calculated to 0.41% and %V ′7P C C to approximately 0.23% at Sævrøy ferry terminal.
Each individual harmonic voltage component and the T H Dv are in compliance
with the maximum values described by BKK. However there are some shortcom-
ings in the full scale calculation. There were assumed linear relationship with Ih
and the load current. This is a simplification but gives a good indication for the
harmonic voltage components injected to the PCC.
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Simulation results for the VOC AFE rectifier with LCL-filter yields stable dc out-
put voltage for all load conditions in the same manner as for the VOC AFE rectifier
with L-filter. This is also true for the PF and thus yielding UPF for all load con-
ditions. Improvements are in regards to the attenuation of high order harmonic
current components drawn from the utility grid and lower power losses in the filter.
Maximum Ih where 3% for I7 compared to the fundamental component and T H Di
at 3.99% under 50% load. Equivalent to the L-filter design are %VhP C C and T H Dv
approximately zero at the PCC for all ferry terminals under 3kW load. Comparing
the harmonic voltage components results for the 3683kW full scale load with the
L-filter design, shows that the T H Dv and %V
′
hP C C
yields higher values but are in
compliance with the requirements from BKK. The reason for higher T H Dv and
%V ′hP C C , can be explained in the Bode plot for both the VOC AFE rectifier systems.
It shows that the L-filters are more efficient to filter out lower harmonic current
components up to approximately 10.7kHz. Higher order harmonics are attenuated
more effectively by the LCL-filters in regards to the L-filters. At 2kHz the attenua-
tion factor for the L-filters are -30dB and for the LCL-filters is it -20dB. Therefore the
VOC AFE rectifier with L-filters yields better results than the LCL-filter design up
to the 40th harmonic. For both the simulated rectifier systems where ideal voltage
sources used. It was therefore not possible to simulate voltage dips at the PCC with
the used simulation schemes.
The laboratory model were not completed in time and thus the comparison be-
tween the simulated model and the measured result from the physical model could
not be conducted. There are several reasons why the laboratory model was not com-
pleted. The different components were not delivered until March and there were
some shortcomings in delivered equipment considering the intended application.
For the measurement cards only the transducers were delivered. It was therefore
up to the author of the thesis to design and produce the different measurement
cards with scaling/offset circuits and noise attenuation circuit. This took a long
time, which delayed the development process for the rest of the rectifier system. It
was therefore decided that the connection and development of all hardware would
be completed and that the code generation of the DSC card would be developed if
there was enough time at the end of the semester. All hardware connections were
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completed except the YNd1 transformer. Furthermore the development of C-code
to the DSC card were not completed in time which gave limited opportunities to
test the physical rectifier system.
Only tests of the measurement cards were conducted. The desired output volt-
age waveforms to the ADC shows that it is in phase with the measured voltage or
current within desired range of 0-3V. However the accuracy of the resistor network
used are quite low. The 18kΩ resistor on the transducer circuit for line voltages
and dc voltage measurement cards have a maximum deviation of ±5%. Also the
scaling/offset circuit for all the measurement cards uses resistors with a maximum
deviation of ±1%. This leads to lower accuracy of the measurement cards and thus
for the VOC rectifier system.
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8 Conclusion
The objective in this thesis was to evaluate and design different rectifier systems
for ferry charger applications. Demands from the utility grid owner BKK and the
ferry company Fjord1 was important in the design process.
The work started by getting an overview of and an examination of international
standards in regards to SC systems. Both LVSC and HVSC were presented and if
the international standards were to be followed the HV solution must be used in
regards to power levels exceeding 1MW. However the standards are not in com-
pliance with practical ferry chargers due to rapid and frequent connections. The
international standards should be revised in collaboration with the industry if a
common standard is to be used.
AFE rectifier with VOC either by L-filter or LCL-filter were examined in detail with
SVPWM. The constriction of UPF consideration with a 3kW resistive connected
load yields satisfactory results in regards to stability, UPF, T H Di and harmonic cur-
rent components under various load conditions. However, the use of ideal voltage
sources made it impossible to simulate voltage dips at the PCC. The connected
battery pack were simplified with a resistive load and hence it was not possible to
simulate charge and discharge of the battery pack.
The grid calculation were conducted with a full scale load of 3683kW which are
the estimated charging capacity needed between the ferry crossing Sløvåg and
Leirvåg. The simulated current harmonic for the VOC rectifier with L-filter and
LCL-filter were scaled up in a linear relation to the load current. This simplification
gave a good indication on the injected voltage harmonic at the PCC. Calculating
the T H Dv and %V
′
hP C C
with the grid parameters and comparing the results with
the demands given by BKK, yields satisfactory results up to the 40th harmonic for
both VOC rectifier systems.
Power loss calculation over each filter design were conducted for the full scale
load of 3683kW. It shows that the power losses over the L-filter are 53% higher in
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regards to the LCL-filter design. Since both VOC AFE rectifier systems satisfies de-
mands regrading stability, UPF and harmonic distortion, the author recommends
LCL-filter design due to lower power losses over the filter.
The laboratory model was based on the VOC AFE rectifier with L-filter design. IG-
BTs and driver cards from Semikron and a DSC card from Spectrum digital were
used in the model. Measurement cards where designed by the author and yields
satisfactory result, but the use of more accurate resistors should be used. The phys-
ical laboratory model was not completed in time and it was therefore not possible
to compare simulated results to the laboratory model.
Future work should initially complete the physical laboratory model. Developing
the C-code for the DSC card and testing the VOC AFE rectifier system and verifying
the measured results to the simulation. Moreover, scaling the VOC AFE rectifier
simulations up to 3683kW with grid parameters defined directly in the simulation
scheme should also be considered. Incorporating STATCOM capabilities in the
simulations for the VOC rectifier systems could also be investigated.
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A Clarke and Park transformation
The three-phase voltages and currents are illustrated in figure 69. The transfor-
mation between a three-phase system to a two-phase system is called the Clarke

















Figure 69: (a) Phase voltages and line currents in a three-phase stationary reference
frame; (b) Phase voltages and line currents in a two-phase stationary
reference frame.
vs = vαβ = va+vb+vc = va e
j 0+ vb e
j 23π+ vc e
j 43π (A.1)
By using Euler’s formula
e jθ = cosθ + j sinθ (A.2)
the space vector vαβ can be rewritten as



















































To ensure magnetomotive force (mmf) invariance between the fictitious α and β
coils relative to the a , b and c coils, the winding turn ratio must be calculated.

































=Na b c ·A ·vabc (A.5)
where Na b c and Nαβ is the winding turn ratio to their respective reference frame.
There are several approaches to decide the ratio Na b cNαβ . Two common definitions are
frequently used: (1) Power invariancy: Assuming that the net power is unchanged
















Power non invariancy will be used in this text, because the peak values of vα and
vβ are equal the peak value of the voltages va , vb and vc . In order to go from α,β
coordinates to a , b , c coordinates must the matrix A be a square matrix. From
symmetrical components transformation [43]
v+, v− ≡ vα, vβ (A.8)
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(va + vb + vc ) (A.9)
The factor 13 is the average magnitude but it can generally be represented by a factor
K . However in this text K = 13 is used. The Clarke transform including the zero



























































































































































The foregoing discussion leads to a two-phase ac system. In order to transform
the phase voltages to dc values, the stationary α and β reference frame has to be
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related to the rotor, called the Park transformation. This relationship is derived









Figure 70: Correlation between phase voltages in a stationary two-phase system
compared to synchronously rotating reference frame. Note that vd and
vq are perpendicular to each other with a rotating speed ofωt .
























The angle θ between the stationary reference axis relative to the rotor axis is ex-
pressed as




The inverses matrix C−1 (C−1 =C>) was calculated in MATLAB in order to get from


























In most cases the zero component v0 is neglected because we assume a balanced
system (va + vb + vc = 0) and the foregoing equations will be simplified.
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B Power calculations
The instantaneous complex power in space vector terms is given by
Ss =Vs(Is)
∗ (B.1)
ss =(vα+ j vβ )(iα− j iβ )
ss =vαiα− j vαiβ + j vβ iα+ vβ iβ
and the active power ps and reactive power qs is given by
ps =ℜ(ss) = vαiα+ vβ iβ (B.2)
qs =ℑ(ss) = vβ iα− vαiβ (B.3)
The complex power in synchronous rotating reference frame terms are dc values
and are expressed as
Sdq =Vd Id − j Vd Iq + j Vq Id +Vq Iq (B.4)
and the active power Pd q and reactive power Qd q are given by
Pd q =ℜ(Sdq) =Vd Id +Vq Iq (B.5)
Qd q =ℑ(Sdq) =Vq Id −Vd Iq (B.6)
The relationship between the instantaneous complex power in space vector terms
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[va (ic − ia )+ vb (ia − ic )+ vc (ib − ia )] = q (B.11)
C Filter loss calculation
The power losses over the L-filter and LCL-filter are calculated in this section. Nom-
inal load conditions for the full scale VOC rectifier are assumed with a rated power
of 3683kW under UPF and a line voltage of 22kV. The phase diagram for the L-filter







Figure 72: Phase diagram for the L-filter power loss calculation.
XL =ωL = 2π50 ·8 ·10−3 = 2.5133Ω (C.1)
|ZL |= XL (C.2)
|I|=











The three-phase power loss over the L-filter is calculated by
Pl o s s = 3 · |VL||I|= 3 · |Z ||I|2 (C.4)
Pl o s s = 3 ·2.5133 · (96.6537)2 = 70.44k W (C.5)








Figure 73: Phase diagram for the LCL-filter power loss calculation.
is calculated by
j XL2 = 2π50 ·1.8 ·10
−3 = 0.5655Ω (C.6)
j XL1 = 2π50 ·3.4 ·10
−3 = 1.0681Ω (C.7)
Rd = 6Ω (C.8)














XL2 −X c f

+Rd
+ j XL1 (C.10)
Ze q = 1.6341e
j 89.99◦
The three-phase power loss over the LCL-filter is calculated by
Pl o s s = 3 · |Ze q ||I|2 = 3 ·1.6341 · (96.6537)2 = 45.8k W (C.11)
D Operational amplifier derivation
Figure 74 illustrates a scaling circuit used for the voltage and current measurement
cards in section 6.4. The derivation uses nodal analysis, voltage division, ideal op
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amp theory and thus yields










vn = vp (D.3)

















Figure 74: Scaling circuit for voltage and current transducers.
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